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NEWS 
CAMAC SYMPOSIUM IN BRUSSELS 
The Second International Symposium on 
CAMAC in Computer Applications was held in the 
Manhattan Center in Brussels from October 14-16th, 
1975. The Symposium was jointly organized by the 
ESONE-Committee and the European CAMAC 
Association, and sponsored by the Commission of 
the European Communities. 
536 participants from 25 countries registered and 
77 papers were presented. 
The main topics of the Symposium were concern-
ed with the Application of CAMAC in Industrial 
Process Control, Laboratory Automation, Medicine 
and Health Services, Data and Computer Com-
munications, Public Utilities, and Environmental 
Control. 
The mornings were devoted to survey talks in 
plenary sessions, while parallel sessions were run in 
the afternoons. The afternoon sessions were aimed 
primarily at exchange of experience between users 
of CAMAC in the fields surveyed in the mornings. 
The welcome address was given by Director 
General R.K. Appleyard of CEC, who expressed his 
belief that CAMAC will now be much more able to 
become independent than in 1973 at the time of the 
first Symposium. Among the opening speakers, 
Director Chr. Layton of CEC outlined the ideas for 
promotion of automation and data processing in 
Europe by CEC. In spite of some disappointments, 
the Commission still finds it extremely important to 
catalyze such activities on a European level (e.g. 
support to the development of a long term pro-
cedural language) and welcomed a collaboration 
with people engaged in CAMAC activities. 
Three status talks by H. Bisby from Harwell, 
R. Trechcinski from Warsaw, and D. Horelick 
from Stanford Linear Accelerator described the 
worldwide status of CAMAC. These talks revealed 
a widespread use of CAMAC in many fields, 
although the nuclear field is still dominating. The 
pragmatic way of handling complex technical 
problems in the USA (e.g., the use of the serial 
highway in large industrial systems) once again was 
shown to be very successful. 
From the CAMAC developments session, special 
attention was drawn to descriptions of systems with 
distributed intelligence and to extensions of BASIC 
for CAMAC. The proper use of microcomputers 
was widely discussed. 
Survey speeches of CAMAC applications in 
Industrial Process Control, Laboratory Auto-
mation, and Medicine and Health Services were 
given by E.G. Kingham, CERL; R. Patzelt, 
Technical University Vienna, and H. Pangritz, 
HMI Berlin. 58 industrial applications of CAMAC 
are known in 12 different areas. In the industrial use 
of CAMAC, future interest is in the development of 
functional modules, al\d in defining practises for 
making connections to the processes. Similarly, 
CAMAC's entry into the area of medicine will occur 
via companies able to deliver complete systems. 
The applications of CAMAC in Data and Com-
puter Communications, Public Utilities, and in 
Environmental Control were reviewed by D. Reimer 
from Dornier; H. Lukacs from KFKI, Budapest 
and J. Landbrecht from the Landesamt fiir Um-
weltschutz, Munchen, respectively. 
Data Communications is a field in rapid growth, 
and the CAMAC serial highway offers a good 
answer to this challenge. Much work is being done 
for instance in Daresbury Laboratory for such type 
of applications. Environmental Control implies a 
good deal of data communications also, and the 
Bavarian system is a convincing example of the use 
of CAMAC in this field. The problem in using 
CAMAC in Public Utilities seem to be similar to 
those met in industrial environments. 
There was a great interest in all sessions, and 
valuable discussions took place. 
The Symposium was supported by a sizable 
exhibition. 31 Companies showed a vast display of 
CAMAC components, modules and complete 
systems. New trends were clearly indicated, such as 
the use of microcomputers, the CAMAC serial 
highway and also colour display systems. The 
directly controlled machine tools shown by R WTH 
Aachen and KFA Jiilich were very impressive. 
The Proceedings of the Symposium will be 
published by the Commission of the European 
Communities and are expected to be available ih 
early 1976. 
PROCEEDINGS OF THE SECOND CAMAC SYMPOSIUM 
The Proceedings of the 2nd CAMAC Symposium 
are in preparation and will be published in early 
1976 by the Commission of the European Com-
munities. Registered participants of the Symposium 
will receive their copy of the proceedings free of 
charge. 
Further copies can be purchased by everybody. 
Requests should be sent to the following address: 
Commission of the European Communities 
29 rue Aldringen 
Luxembourg 
MICROPROCESSORS FOR CAMAC 
EDITORIAL: MICROPROCE~SORS AND CAMAC 
by 
RCM Barnes 
AERE, Harwell, England 
A microprocessor performs the control and data-
processing operations needed to execute a user's 
program, and is equivalent to the central processing 
unit (cpu) of a minicomputer. As a result of using 
large-scale integration (LSI) technology this com-
plex device equivalent to many thousands of 
transistors occupies only one or two integrated-
circuit packages. It is used in conjunction with LSI 
memory components, typically read-only memories 
for fixed programs and microprograms, and random-
access memories for the user's programs and data. 
A paper by Stuckenberg in this issue of CAMAC 
Bulletin gives background information on micro-
processors. . 
The typical CAMAC system is often described in 
terms of slave crate controllers, which transfer 
data between the Data way and an external computer 
in response to commands generated by the compu-
ter. However, there are many systems where the 
CAMAC equipment is able to generate commands 
and process data. Some of these systems rely entirely 
on internal command-generation and data process-
ing, and are used, without an associated external 
computer, as 'stand-alone' CAMAC systems. 
Others are used in conjunction with a computer, 
but have additional distributed processing capabili-










Fig. 1 Possible locations for microprocessors in 
CAMAC 
SC = System Control1er (Serial Driver, Branch 
Driver) 
CC = Crate Controller 
AC = Auxiliary Controller 
PM = Module controlling a complex peripheral 
DM = Data-reduction module 
Processing and control capability within CAMAC 
has been provided in the past by plug-in units 
based on SSI/MSI components, for example those 
described by Ward1 and Starzynski2 . The micro-
processors and memories that are now available as 
LSI components have opened the way to tnuch 
cheaper and more powerful processing within 
CAMAC. Equipment incorporating microproces-
sors has been announced by several firms, and there 
is widespread interest in the possibilities (and 
problems) of CAMAC systems with distributed 
processing. 
The first applications of microprocessors in 
CAMAC have been mainly in crate controllers, 
which occupy the control station and one or more 
normal stations. Such crate controllers may be 
intended for use in stand-alone CAMAC systems, 
without a separate computer, or may have ports for 
the Branch Highway or Serial Highway. For exam-
ple, the papers in this issue by Gallice and Mathis 
and by Schober! describe crate controllers for 
stand-alone systems, based on the Intel 8080 
microprocessor. A Serial Crate Controller incor-
porating an Intel 8080 microprocessor is mentioned 
in a news item from Muller and Halling in this issue 
and has been described elsewhere by Halling3 . The 
paper by Lecoq, Tedjini, Wendel and Metzger in 
CAMAC Bulletin No. 13 described a system using 
a crate controller based on the Intel 8080 micro-
processor. 
An alternative method of providing processing 
power within a CAMAC crate is to have a micro-
processor in an auxiliary controller which occupies 
one or more normal stations. This has the advantage 
that additional processing power can be added to a 
system as a plug-in option, but there are difficulties 
because the auxiliary controller does not have 
direct access to the Dataway N and L lines, and 
competes with the crate controller for the use of the 
Dataway. The papers in this issue by Abbot and 
Barsotti describe CAMAC units, based on the 
Intel 8080 and Motorola 6800 microprocessors, 
that can be used either as crate controllers (in stand-
alone systems) or as auxiliary controllers (for 
example, in Serial Highway or Branch Highway 
systems). The ESONE and NIM Committees are 
studying the possibility of a standardised connec-
tion between auxiliary controllers and the crate 
controller. 
Yet another possibility for microprocessors in 
CAMAC is as part of the system controller, either 
to provide autonomous processing and control, 
or to carry out routine tasks such as the detailed 
message protocol for the Serial Highway. Finally, 
there are applications for microprocessors in 
CAMAC modules that control complex peripherals 
or pre-process data before it reaches the Dataway. 
3 
Such modules do not need to generate commands on 
the Dataway. A paper by Kollbach and Schmidt in 
this issue describes a CAMAC unit, including a 
Motorola 6800 microprocessor, which can be used 
as a data processing module or as an auxiliary 
controller. 
A microprocessor-based CAMAC controller has 
advantages, compared with a separate computer, 
because it is housed in the CAMAC crate and is 
directly interfaced to the Dataway. The advantages 
of a 24-bit processor interfaced to the Data way have 
been stressed by Cohn4 . The microprocessor has 
fewer components and intercont:J.ections than the 
equivalent within-CAMAC processor based on 
'random logic' SSI and therefore has potentially 
better reliability and lower assembly costs. 
Because the high development costs of the LSI 
components are spread over a relatively large 
production, the microprocessor offers an advanced 
design of cpu at a reasonable cost. 
One of the attractions of distributed processing 
(in either crate controllers or auxiliary controllers) 
is that it can significantly reduce the data traffic 
between the central computer and outlying parts 
of the system. This is particularly relevant to systems 
using the Serial Highway. For example, a micro-
processor can substantially improve the data 
handling capability by performing data reduction, 
data filtering, and error control within the CAMAC 
crate, thus avoiding the overheads of transfers to 
and from the central computer. Another feature of 
such systems is that the distributed processing 
power can give greater security against total failure 
of the system. 
At present, it is not possible to realise the full 
potential of microprocessors in CAMAC because 
the most readily available microprocessors are 
relatively slow, have short word-lengths that lead 
to clumsy handling of CAMAC 24-bit words, and 
have less generous software support than mtm-
computers. However, it would be unwise to ignore 
microprocessors on account of their present status. 
They are a young and vigorous section of the 
semiconductor and data processing scene, and it is 
reasonable to expect improvements in performance, 
falling costs, and more comprehensive software 
support. The paper by Bals, Caprini and Goran in 
this issue describes a crate controller in which there 
is a 24-bit processor, constructed from SSI and 
MSI components, because this is faster than current-
ly available microprocessors. 
Undoubtedly, many CAMAC controllers incorpo-
rating microprocessors will be used in individual sys-
tems, where the system-user tends to do the initial 
programming and the system is in a process of gra-
dual development throughout its life. But micro-
processors appear particularly attractive for small 
dedicated CAMAC systems, where the user is not 
expected to change the program, and also for sub-
systems within a larger systemwhich provides ade-
quate facilities for program development in its cen-
tral computer. 
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NEWS 
"CAMAC BIBLIOGRAPHY" AND "CAMAC FOR NEWCOMERS" 
These two supplements to CAMAC Bulletin 
no 13 were sent to all subscribers. Both papers 
were prepared by H. J. Stuckenberg of DESY, 
Hamburg, and additional copies are available from: 
Sales Office for Official Publications of the 
Commission of the European Communities 
Case Po stale 1003 
Luxembourg 1 
The price including postage is: 
BF 100 for Supplement A-" For Newcomers 
Only" 
BF 50 for Supplement B- "Bibliography" 
or an equivalent amount in any other currency. 
A version in German of CAMAC for Newcomers 
is also available, and can be obtained frotn: 
Zentralstelle fiir Atomkernenergie 
mentation ZAED 
D-7 514 Eggenstein-Leopoldshafen 
Kernforschungszentrum 
Doku-
SERIAL CRATE CONTROLLERS 
Christian Rovsing A/S, Copenhagen and Kinetic 
Systems International SA, Geneva have both a 
purchase order from CERN for the delivery of 52 
serial crate controllers conforming to the latest 
4 
ESONE/NIM recommendations (ESONE/SH/01, 
ESONE/SH/04). 
Prototypes are to be delivered by October 1975. 
MICROPROCESSORS FOR CAMAC 
MICROPROCESSORS 
by 
H. J. Stuckenberg _ 
Deutsches Elektronen-Synchrotron DESY, Hamburg, F.R. Germany 
Received 4th August 1975 
SUMMARY Microprocessors are interesting alter-
natives to hard- wired logic for many control-oriented 
functions. This paper describes microprocessors and their 
related hardware and software problems. 
INTRODUCTION 
Microcomputers are general-purpose digital com-
puters on a silicon chip. They have evolved from 
calculator chips because the semiconductor industry 
is able to put more and more logic on a chip. Today 
microcomputers are convenient 4 to 16-bit com-
puters with a powerful instruction set, wide-range 
memory addressing, and interfacing facilities. 
They are engaging the attention of equipment 
designers and manufacturers from a wide variety of 
industries. Before the invention of microcomputers 
designers had only the choice between 'random 
logic' (hardwired logic elements) and minicomputers, 
but now they have the ability to change the design 
or add new features to it merely by changing the 
program in an erasable and reprogrammable ROM. 
And by replacing many SSI and MSI logic packages 
with a few LSI chips they are saving money. 
The main applications of microcomputers are: 
- replacing random logic by freely programmable 
logic; 
- autonomous 'intelligent' terminals. 
Microcomputers consist of micro processors, 
ROMs and RAMs, and I/O-ports. We will discuss 
here only some properties of the micro processors. 
Microprocessors are LSI circuits containing the 
arithmetic logic unit (ALU), accumulators, general-
purpose registers, instruction decoder, program 
counter, timing, and connections to the I/O-bus. 
THE HARDWARE 
A basic processor, shown in Fig. 1, has three 
functional sections. The first one is the register-
arithmetic-logic unit, or RALU, executing logic and 
arithmetic functions on data. 
The control section contains a memory which 
provides the RALU with instructions for executing 
the different operations. The RALU sends back 
signals indicating the result of the previous or cur-
rent operation so that the memory can modify its 
instruction sequence when appropriate. 
The memory also opens or closes the gates of the 
interface logic, which is the third section of the 
processor connecting the system inputs and outputs. 
The RALU replaces counters, shift registers and 
latches used in random logic, the control memory 
replaces gates, flip-flops, decoders and mu1tiplexers. 
The architecture bf the various microprocessors is 
quite different, so that the user must notice the 
most significant characteristics. 
Some very important characteristics are the 
addressing modes, the word-length of the internal 
bus and the interrupt structure. The actual number 
of instructions is not so important because of their 
different value. It is more realistic to compare the 
excecution time of a typical program together with 
the number of used external memory bits for 
different processors. 
The more addressing modes and the more internal 
registers that are present in the processor, the less 
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Fig. 1 The Basic Processor Blocks replace many 
Elements of Hardwired Logic. 
Typical addressing modes used in microprocessors 
are: 
- direct addressing, either via a memory location 
or internal register; 
- immediate addressing, in which the processor 
executes the instruction on the operand code 
itself; 
- indirect or pointer addressing which are similar, 
except that in the latter the address pointer is in 
an internal register instead of in a memory 
location; 
- indexed addressing, in which the address con-
tained in the instruction is added to the content 
of an index register; this result is then used to 
address the memory. 
The word-length is normally fixed with the 
processor, but it may be variable if the design allows 
multiple processor chips in parallel. A variable data 
word is to be preferred when the needs of a variety 
of applications must be satisfied. For instance, a 
16-bit processor chip can be programmed into 4-bit 
words for BCD display control, 8-bit words for 
CRT terminals, 12-bit words for handling the output 
of a-d converters, 16-bit words for general purpose 
computing and 24 to 32-bit words for high-accuracy 
applications. 
5 
If the microprocessor can handle interrupts, it 
can perform more than one task at a time. Today's 
possibilities range from simple reset of all registers 
to maskable multilevel interrupts with priority 
selection. 
The first generation of microprocessors, made by 
a p-MOS process, is characterized by a small word-
length (4-8 bit), slower speed (instruction execution 
time 5-40 JlS) and a set of 40-50 instructions. Addi-
tion time per digit is of the order of 100 JlS, programs 
computing exponential or angular functions may 
take 500ms. Typical processors of this generation 
are the Intel 4004, Rockwell PPS, Intel 8008, 
National IMP-8/16. 
INTEL 8080, a Typical Microprocessor in 1975 
The second generation, made by the n-MOS 
process, has higher speed (instruction execution 
time 2-5 JlS), a word-length of 8 bits and a set of 
about 80 instructions which are very powerful, 
together with an improved architecture. They are 
processors like the Motorola 6800 and the Intel8080, 
which we will discuss in some detail because it is a 
frequently-used microprocessor. Fig. 2 shows the 
block diagram of the 8080. 
The 8080 contains six 8-bit general purpose 
registers and an accumulator. The general purpose 
registers may be addressed individually or in pairs, 
for 1 or 2-Byte operations. The arithmetic and logic 
instructions set or clear four status flip-flops, a 
fifth flip-flop indicates a decimal arithmetic opera-
tion. 
This processor has no build-in LIFO stack to save 
and restore the contents of the accumulator, pro-
gram counter, status flip-flops and of the six general 
purpose registers, when interrupts occur. But the 
8080 PROCESSOR 
8 BIT DATA BUS 
r
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8080 has a 16-bit stack pointer to address any 
portion of the memory. This external stack feature 
is useful for handling multilevel interrupts and 
for very large scale subroutine nesting. 
The architecture of the 8080 is clear and transparent. 
There are 16 lines to address directly up to 64 k 
Bytes of memory, or 256 input and 256 output 
ports. A sep rate 8-line bus is used for the bidirec-
tional data transfer. 
The general purpose register pairs B-C, D-E and 
H-L can be addressed by the register-select feature; 
they can be incremented and decremented with 16 
bits in parallel, allowing easy manipulation of 
addresses and of the memory stack. The temporary 
register pair W-Z can be used as a program counter 
to hold a direct address to load or store the register 
pair H-L of the accumulator very rapidly. There is 
also the ability to do double precision additions 
between any register pair and the pair H-L, and 
fast parallel transfers from the pair H-L to the 
program counter or stack pointer. 
The ALU section can execute decimal, binary 
and double precision arithmetic at about equal 
speed. 
The 8080 has 78 instructions, which are very 
useful and extend the range of applicability of the 
processor. The instruction functions are as follows: 
- data register and memory transfers; 
- conditional or unconditional branches and 
subroutine calls; 
- direct load or store accumulator; 
- save and restore machine status; 
- double length operations in data registers; 
- stack pointer modification; 
- logic operations; 
- binary or decimal arithmetic; 
- set and reset the interrupt-enable flip-flop; 
DO . . .. 07 
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Fig. 2 The Internal Structure of the Intel 8080. 
6 
- increment or decrement the memory or data 
registers. 
The instruction execution times range from 2 J.lS, 
depending on the number of Bytes 
Signals to control the interface to the memory and 
I/O-ports are provided directly by the 8080. All 
busses, including control, are TTL compatible. 
BIPOLAR PROCESSORS 
The processors we .have mentioned so far are 
MOS types with clock frequencies up to 2MHz. 
For higher speeds two manufacturers are offering 
bipolar micro-processors, the Texas Instruments 
SBP 0400 and the Intel 3002/3001. Because of the 
relatively high power dissipation they are only 4 
or 2-bit slices, but they can be connected in parallel. 
The clock can be as high as 10 MHz. Motorola has 
announced the introduction in 1976 of a 4-bit slice 
processor with instruction execution in 55 ns. All 
the bipolar processors mentioned are micro-
programmable. 
THE SOFTWARE 
A program for use on microprocessors can be 
developed in different ways. Various time-sharing 
services are offering proprietary programs supplied 
by the micro-processor vendors, programs that 
allow the assembly of source programs into object 
code suitable for execution in a microprocessor. 
In developing a micro-processor program the first 
step is usually to establish the logical sequence of 
events in the form of a flow chart, and to convert 
each operation into one or more microprocessor 
instructions written in an assembly language. The 
sequence of instructions is then compiled in the time 
sharing computer into an object file in a suitable 
format for storage. The object file can be sent to a 
vendor to produce a usable ROM, but this pro-
cedure is very time-consuming and expensive, 
and nothing can be done to correct errors. 
Time-sharing services also offer a simulation 
program that can execute the object program on a 
host computer in a manner similar to the actual 
micro-processor. The simulation program can stop 
operation at various places in the program. These 
features, combined with on-line editing programs, 
allow rapid modification or correction of the source 
program. This procedure seems to be ideal but 
expensive, because renting a time-sharing service can 
easily cost $1000-3000 per month. 
But microprocessor manufacturers are also 
delivering prototype-development systems, assem-
bled from their own microprocessors, ROM s, 
RAM s and I/O-ports. These systems have the 
capability of entering and editing source programs 
in assembly language and executing the object 
program with the actual microprocessor hardware. 
One drawback compared with the time-sharing 
service is that these systems are much slower, 
because the editing capability is normally only a 
conventional teletype. Loading the assembler, 
assembly, loading the object tape and execution of 
the object is program can easily take form one to 
eight hours for a large program. It is faster if the 
assembler is stored in a PROM within a system and 
if one uses high speed 1/0 peripherals such as 
cassette tape systems CRT terminals or line prin-
ters. These devices can reduce the operating times 
by a factor of 100, but they are costly. 
There is still another alternative, the use of an in-
house computer system for program development. 
Microprocessor manufacturers offer assembly 
programs written in a language like FORTRAN, 
which can be used on a variety of computer systems. 
There is also a software group writing a high level 
programming language PL/M, problem-oriented 
and similar in complexity to BASIC and FOR-
TRAN. To use this language one has to consider 
the amount of storage needed by the compiler. 
Once the program is completely debugged, a 
PROM or EPROM can be used to store the object 
program and the operation of the system can start. 
MICROPROCESSORS FOR CAMAC 
AUTONOMOUS CRATE-CONTROLLER (JCAM 10) 
WITH INTEL 8080 MICROPROCESSOR 
by 
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SUMMARY The autonomous crate controllerJCAM-10 
is designed around an Intel 8080 microprocessor, and is 
used with a 5k RAM and 4k REPROM memory. Data 
transfers between CAMAC modules and the memory are 
optimised with respect to software and execution time. 
The JCAM 10 is a microcomputer whose peripherals 
are all the commercially-available CAMAC modules. 
INTRODUCTION 
By combining the flexibility of the CAMAC 
international modular system and the power of 
integrated microprocessing circuits, the J CAM -10, 
'Autonomous Crate Controller' with built-in micro-
processor, allows small automatic data acquisition 
and processing systems, or industrial control sys-
tems, to be implemented with plug-in units chosen 
from among the 1 000 CAMAC modules available 
on the world market. 
Designed around an INTEL 8080 microproces-
sor combined with RAM and REPROM memories, 
this module is in fact the central unit of a micro-
computer of which the input/output/memory bus is 
the Dataway of the CAMAC Crate. Its technical 
specifications and price make it an attractive unit 
which compares favourably with the commercially 




The autonomqus crate controller can carry out the 
following functions: 
• control of the installation by a program m 
REPROM or RAM memory; 
• simple calculations on acquired data; 
• print-out of results on a directly connected TTY 
printer or any other peripheral connected to a 
CAMAC module; 
• data transfer from one CAMAC module to an-
other thereby enabling the possibilities of the 
system to be increased; 
It is above all employed as the central unit of 
small CAMAC single crate systems to which it gives 
complete autonomy. It can also be used in larger 
distributed systems, for which the CAMAC crate 
is an intelligent' terminal connected to the central 
computer by an asynchronous or fast link. It can 
be used too by the electronics engineer as a control 
unit for debugging modules and programs or for 
servicing CAMAC systems. 
Naturally, in order to take advantage of all its 
flexibility in use, a simple software tool, such as a 
high level langage, will be needed to make pro-
gramming easier for the user. 
COMPOSITION OF THE JCAM-10 MODULE 
The JCAM-10 is a 3/25 CAMAC module plugged 
in the Control Station of the crate. It essentially 
includes: 
• an INTEL 8080 integrated microprocessor circuit 
with its associated logic system; 
• a 9k 8-bit memory; 
• an interface circuit to the CAMAC Data way; 
• a priority circuit for interrupt handling; 
• an asynchronous coupler operating from 110 to 
19,200 bauts. 
The front panel comprises, in addition to the two 
console initialise and interrupt keys, a 16 position 
switch for selecting the various stored programs. 
The module includes three CAMAC printed boards. 
The usual indicator lights and control keys of the 
operator console are transferred to a 2/25 ancillary 
module for use when debugging programs. 
THE INTEL 8080 MICROPROCESSOR 
Briefly, the INTEL 8080 microprocessor is an 
integrated MOS n-channel circuit in a DIL 40 
pin case, comprising a central unit having the 
following main characteristics: 
·~memory addressing format: 16 bits; 
• data format: 8 bits; 
• basic cycle: 0.5Jls - Duration of instructions: 2 
to 8.5j.!s; 
• 10 registers including: 
- 1 acculll:ulator of 8 bits and 4 flags (Z, S, C, P), 
- temporary or address registers (BC, DE, HL), 
- 2 memory control registers (Program counter 
and stack pointer); 
• 8 interrupt levels with automatic jump; 
• 256 possible inputs/outputs; 
• direct memory access capability; 
• 74 instructions. 
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ORGANISATION OFTHEJCAM-10 MODULE 
A block diagram of the module is shown in Fig. 1. 
Organisation criteria 
The objectives set for the module were essentially: 
• giving autonomy to the CAMAC crate; 
• optimisation of data exchanges and simplicity 
of use. 
The resulting organisational criteria are as 
follows: 
• utilisation of the CAMAC Dataway as I/0 
busline; 
• programming ease and flexibility of CAMAC 
commands; 
• speed of execution of CAMAC commands, 
particularly of exchanges between the memory 
and CAMAC modules; 
• optimising LAM search and handling; 
• inclusion of an asynchronous coupler for the 
printer; 
• easy use, and protection of programs by repro-
grammable memory. 
IBLOCK DIAGRAM JCAM- 10 I 
Fig. 1 
Transmission of NAF 
The programming ease and flexibility criteria of 
CAMAC commands, as well ~s the over-capability 
of the memory adress format of the microprocessor 
led us to make direct use of 14 of the 16 memory 
address bits for transmitting the CAMAC NAF 
instruction by neutralising 16K memory addresses 
among the possible 64K (216). 
Hence any instruction of type I 11 I F I N I A I 
having the 2 higher order bits in its address part, 
i.e. addressing the non-existent memory area from 
hexadecimal address C000 to FFFF, will have the 
effect of: 
• loading the CAMAC instruction NAF register 
with the 14low-order bits of the memory address 
generated by the 8080; 
• carrying out the CAMAC cycle if this NAF 
represents a CAMAC control command (bit 
F8= 1). 
Data transmission 
The second criterion, fast data exchanges between 
the CAMAC module and the memory, led us to 
organise a part of it as a double format main 
memory. To this effect, the area acts either as 1k 
24-bit memory (CAMAC format) connected di-
rectly and in parallel to the R/W data bus lines of 
the Dataway, or as a 3k 8-bit memory connected to 
the 8 bit data bus-line of the microprocessor. The 
change of format is simply done by changing the 
memory reference address. 
Thus 24 bits of information will be exchanged 
between a CAMAC module, designated by the 
content of the NAF register, and a memory position, 
by a simple memory reference instruction addressed 
to the 'page' the word length of which is 24 bits 
(for instance in 1400< 16 )). 
The direction of transfer is determined by the 
bit F16, indicating a CAMAC Read or Write 
command. 
At data processing time, this 24-bit word will be 
exchanged between the memory and the 8080 central 
unit by 3 memory reference instructions addressed 
in turn to the 'big-order' (1400-1k= 1000) 
'medium-order' ( 1400- 2k = 0C00) and 'low-order' 
(1400- 3k=0800) pages. 
This enables the JCAM-10 to be considered as a 
CAMAC central unit with double addressing 
allowing transfers to be made between the memory 
and CAMAC modules in two 8080 instructions 
only, of type : 
• REFMEM (NAF) (Load NAF register); 
• REFMEM (24-bit memory address) (execution 
of CAMAC cycle and memory transfer). 
Further, according to the nature of the instruction 
used, i.e. M ~A (or A~ M), the two Q and X status 
bits received in answer to the CAMAC operation 
will (or will not) be entered in accumulator A and 
therefore can be tested immediately. 
Organisation of the memory 
In addition to this memory area, the JCAM-10 
module includes a second area called program 
memory, itself composed of two parts: 
- 2k 8-bit words of RAM memory at the beginning 
of which 64 locations are reserved for the 
immediate processing of the 8 automatic 
interrupt levels. The machine-context-saving 
push-down stack will generally be placed 
behind this area. Should it overflow an alarm 
interrupt is generated; 
- 4k 8-bit words of reprogrammable memory 
(REPROM). This area is used for non-erasable 
programs. 
On initialisation, the P-counter points auto-
matically to the first address of this area. 
The data memory can obviously be used also 
either totally or partially as an 8-bit program 
Thus physically, the JCAM-10 module includes 
9k 8-bit words of memory. It uses 9+ I+ 16 = 26k 
addresses. This therefore leaves 38 k available for 
memory extensions which can be connected to 
the JCAM-10 by a dedicated 52-line bus. 
Interrupt circuit 
The criteria of optimisation for LAM search and 
handling led us to build into the JCAM-10 a 
priority handling and individual masking circuit for 
the 8 interrupt levels accepted by the 8080, i.e. : 
• 2 alarm levels: stack overflow and no CAMAC X 
response; 
• 4 CAMAC levels, namely: 
- 2 high priority levels each of which can receive 
only one CAMAC LAM, 
- 1 graded LAM level with 8-bit read operation 
capability, 
- 1 common level receiving all the other CAMAC 
LAM's to be recognised by F (8) test opera-
tions; 
• 1 console interrupt level; 
• 1 Teletype level. 
Thus 5 to 10 JlS after a high priority CAMAC 
LAM has been issued, the P-counter will point to 
the memory area reserved for the immediate 
processing of this level. 
Ancillary circuits: 
The JCAM-10 module also comprises: 
• an asynchronous transmitter-receiver operating 
from 110 to 19,200 bauds, allowing direct con-
nection with a teletype, a display or a computer 
asynchronous input; 
• circuits for generating CAMAC signals (Initialise 
(Z), Clear (C), Inhibit (I)) and for reading the 
position of the program number switch located 
on the front panel; 
• circuits enabling the module context to be read in 
case of interrupt. 
PROGRAMMING PRINCIPLES 
Microprocessor instructions 
The 7 4 instructions of the INTEL 8080 micro-
processor can be used in the JCAM-10: 
• immediate loading or transfer between Lr 1 r 2 
registers (with r =A, B, C, D, E, H, L or M); 
• single length arithmetical or logical instructions: 
(r ± 1, A ±r, A.+~ r, A) or double length; 
• (r 1 r 2 ± 1, H L ± r 1 r 2) ; 
• save (and restore) double length registers in 
the push down stack, located in the main memo-
ry; 
• jump or call sub-routines and return, uncondi-
tionally or conditionally on the four flags Z, C, 
S, P; 
• transfer of 8 bits between accumulator A and 
the memory by immediate addressing, indirect 
on HL addressing or extended addressing as from 
the 3 double-length BC, DE and HL registers; 
• inputs/outputs and general interrupt masking. 
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CAMAC programming: 
As a CAMAC command is represented by a 
memory address, and as the data memory is in 
direct communication with the R/W lines, it is 
possible to : 
• execute commands defined by immediate values 
or by their storage address; 
• exchange information between a CAMAC module 
and a memory position defined by an absolute 
address or an indirect address which might be 
indexed. 
Thus, CAMAC command instructions are of the 
type: 
• MAl < 11 FNA), or (AMI< 11 FNA) ), which has 
the format of an instruction to transfer from A to 
the (non-existant) memory address 11 FNA; 
• or HLM (LOC) : loading HL registers with the 
content of memory LOC; 
• LMr: theoretical transfer of register r to the 
memory addressed by HL; 
• LOC DC2 (11 FNA). 
These instructions will not affect the processor 
in any way but will load the NAF register. The same 
instructions accompanied by an address correspond-
ing to the 24 bit page will exchange data between 
memory and CAMAC module. 
Hence: 
Fields as a CAMAC command 
F N A 
111 111 ooo 100001 1 oooo 1 ~~~'-----~ 
F 0 1 0 
Fields as a hexadecimal address 
MAI/F010 or 
AMI/F010 




will carry out the command N < 1 ) A (o) F (o) and 
will store the 24 R data in the SCAL memory loca-
tion. 
The characteristics of the various CAMAC 








NAP Data Mem. Duration 
addressing addressing (8 bits) (J.ts) 
Value 3 7 




Value (or 7 14 
indirect) 
Value immediate 6 14 
Indirect immediate 9 18 
Indirect indirect 12 24 
Programming of CAMAC operations 
Service instructions 
These are conventional microprocessor input/out-
put instructions and concern: 
• transfers with the teletype: control, status and 
data words; 
• the status of the CAMAC crate and control 
signals Z, C, I, (Q, X), loading and reading of 
interrupt mask register; 
• reading the graded LAM configuration of the 
third CAMAC interrupt level; 
• reading the position of the program number 
switch; 
• reading the NAF register (for saving the contents). 
Software 
The currently available software comprises: 
• A FORTRAN cross assembler operating on 
IBM 360; 
• a TTY operating system (1 KREPROM) for 
loading binary tapes from the TTY reader or a 
fast reader (CAMAC module), debugging and 
running programs, as well as programming 
REPROM memories. 
We shall shortly have a local assembler and we 
are starting on the study of a BASIC compiler for 
very simple user programming, with execution 
times consistent with real-time operation. 
ADDITIONAL DEVELOPMENTS 
Apart from implementing the software system 
to which we are devoting our main effort, we are 
currently designing general purpose CAMAC 
modules to increase the capacity and performance of 
the system: RAM (12k) or REPROM memory 
extensions, interleaving direct memory access 
control module, floppy disk interface module, 
floating-point operation module, REPROM pro-
gramming module, as well as a module enabling the 
JCAM-10 to control up to 8 CAMAC crates. 
CONCLUSION 
The autonomous CAMAC crate controller 
JCAM-10 with built-in microprocessor is a CAMAC 
system controller which is easy to use, both from the 
engineering point of view and from the end user 
point of view. Attr.active automatic systems can be 
built very quickly for use in scientific, industrial or 
medical laboratories by bringing together two 
powerful 'tools' : 
• the INTEL 8080 micropressor, the performance 
of which is very much akin to that of available 
minicomputer central units; 
• the CAMAC system which gives to users a very 
large range of compatible and commercially 
available peripherals. 
MICROPROCESSORS FOR CAMAC 
CAMOPS - CAMAC MODULAR PROCESSOR SYSTEM 
by 
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SUMMARY A microprocessor-controlled set of CAMAC 
modules, linked by a private bus, has been developed for 
use as 'intelligent' hardware. 
GENERAL DESCRIPTION 
AND APPLICATIONS 
A CAMAC processor module which can be 
inserted into any station of a CAMAC crate is able 
to replace in many cases special and complicated 
hard:va~e. T~is module will be used for the following 
apphcatwns m the medical field: 
- Processing data from measuring devices in a 
laboratory for clinical chemistry and hematolo-
gy, e.g. calculation of the hematocrit from 
pulse heights and number of pulses generated 
by a Coulter Counter D. 
- Recognition and encoding of output signals from 
a bar-code reading pen which will be used for 
sample-identification in the clinical lab. 
- Processing of biosignals with the aid of special 
ADC-modules, e.g. for electrocardiography. 
- Interactive control of a video display for 
br~ghtness-modulated presentation of pictures 
usmg a CAMAC refreshing memory, e.g. for 
presentation of scintigraphic data. 
Besides, a CAMAC single-crate or even multi-
crate system can be driven by such a processor 
module if an appropriate crate controller is em-
plo~ed. It seems that the 'Type U' crate controller, 
designed by J. Bobbitt (1), will meet the require-
ments. 
A CAMAC Modular Microprocessor System 
(CAMOPS) for use in the cases mentioned above is 
under development by the CAMED (CAMAC in 
Medicine) group of the Hahn-Meitner Institute 
Berlin. 
COMPONENTS OF THE CAMOPS 
The processor module consists of sub-units com-
municating with an internal CAMOPS-bus. This 
bus is accessible on the rear panel and can be 
CAMAC 
Serial I/0 Parallel I/0 Analog Input 
Fig. 1 CAMO PS Block Diagram 
connected by a flat cable to additional modules 
which make use of this bus port (see figure 1). 
- Microprocessing unit (MPU) The Motorola 
MC6800 one-chip micro-processor is used. 
It is an n-Mos 8-bit device with a separate 
16-bit address bus. 
- Glock A two-phase clock generates non-over-
lapping pulses for the MPU and other devices. 
The clock frequency is about 0.6 MHz. However, 
the clock phases may be stretched temporarily 
by other devices pulling down the Memory 
Not Rady' line of the bus. This feature was 
mainly provided to meet the requirements of 
memories with different access times. 
- Memory PROMs and RAMs with access times 
up to 3 J.!S may be used. The word length is 
8 bits. Since there is a 16-bit address bus up 
216 b ' to ytes (less any assigned for hardware 
addresses) may be directly addressed. 
- Dataway Interface. This interface permits bidi-
rectional transfer of 8-bit data or status infor-
mation between the Dataway and the CAMOPS-
bus. Its heart is a Motorola MC6820 Peripheral 
~nterface Adapter ('PIA'). For synchronization, 
It uses the well-known LAM-features of the 
Dataway and the interrupt facilities of the 
processor. DMA may be provided. 
- Serial I/O-Port. This TTY or RS 232 interface 
consists mainly of the Motorola MC 6850 
Asynchronous Communications Interface Ad-
apter ('ACIA'). It can also be equipped with 
DMA features. 
- Parallel I/O-Port. This dual 8-bit TTL-level port 
(16-bit In or 16-bit Out, or 8-bit In plus 8-bit 
Out, with external handshake) consists of a 
Motorola PIA plus some additional hardware. 
D MA can be provided. 
- DMA Control. If provided, this unit controls 
DMA transfers between specially equipped 
I/O-ports and the memory. It consists of 
presettable counters for word count and current 
address. The DMA cycles are interleaved with 
the program controlled transfers, so that the 
MPU remains totally unaffected by DMA 
transfers. At any one time, only one device may 
be enabled for DMA. During DMA cycles, the 
DMA control generates the appropriate me-
mory addresses and the read/write control 
signal on the bus. At the end of the transfer 
(word count= 0), an Interrupt Request is sent 
to the MPU. 
- Memory Extension. For storage of large amounts 
of data a separate memory extension module 
with an associated Dataway interface can be 
used. 
- ADC with Fifo-memory. This extra CAMAC 
module digitizes and buffers biosignals with 
presettable time periods between samples. 
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Signal 
Designation Quantity level Function generated by received by 
A15 ••• A¢ 16 TTL 16 bit address MPU or DMA eontrol all addressable components 
D7 ... D¢ 8 3 state TTL 8 bit data MPU or memory or input any components 
R/W 1 TTL read/write control MPU or DMA control any components 
4>1 1 TTL } 2 phm { components with DMA-non-overlapping clock generator features 4>2 1 TTL clock signals any components 
RESET 1 TTL Reset OW-interface all components 
-IRQ 1 TTL,Intrinsic OR Interrupt Request I/O-ports MPU 
DMARQ 1 TTL,Intrinsic OR DMA Request I/O-devices with DMA Control 
DMA features 
-VA 1 TTL,Intrinsic OR Valid Address MPU or DMA-Control all addressable components 
-MNR 1 TTL , Intrinsic OR Memory Not Ready slow memories clock generator 
GND 1 - Ground 
- -
Fig. 2 CAMOPS Bus Signals 
Special Function Unit. Within the processor 
system, special additional hardware units for 
fast preprocessing of data can be provided, 
e.g. a fast arithmetic logic unit or a function 
generator. These units are not yet under 
development. 
CAMOPS-BUS 
The bus is derived from the Motorola M6800 
Microprocessor System Bus. 32 signal lines, 1 return 
line and 1 reserved line are provided. All levels are 
TTL compatible. (See figure 2). 
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SUMMARY In this 'intelligent' CAMAC crate con-
troller there is a microprocessor (INTEL 8080 CPU) as 
well as a Random Access Memory (RAM) and a program-
mable and UV-erasable Read Only Memory (PROM). 
It has a serial interface by which it can be linked to a 
Teletype or minicomputer. 
INTRODUCTION 
The use of microprocessors in systems for digital 
control and processing offers a number of ad-
vantages such as efficiency, reliability, incremental 
expansion, and adaptability to other requirements. 
With second generation microprocessors many 
applications are now possible where the use of 
computers was previously too expensive or too 
complicated. 
Therefore a microprocessor has been built into 
in the crate controller of a standardized data 
aquisition system (CAMAC). 
The CAMAC crate controller microcomputer 
(CMC8080), including an INTEL 8080 CPU, can 
operate as a 'stand alone microcomputer system' 
or as a peripheral computer in conjunction with a 
main computer. The interconnection between the 
two computers can be realized serially (like a 
Teletype link) or in parallel (DMA channel). 
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In distributed systems the CMC 8080 can reduce 
the data stream to be handled by the main computer, 
make a selection of data, etc. In cases of emergency 
(such as interruption of the link, or first priority 
demand handling in process control) the CMC8080 
can execute programs independently of the main 
computer. · 
The CMC8080 is built around the INTEL 
8080 8-bit parallel central processing unit. Program 
and data storage is possible in 2k-bytes of PROM 
and 2k-bytes of static RAM. The memory capacity 
may be expanded over a 'private bus' with additional 
CAMAC memory modules. 
The serial interface is built with a universal 
asynchronous receiver transmitter (UART) MOS 
integrated circuit. 
The CMC8080 is built on two CAMAC printed-
circuit boards and includes CPU, 2k-bytes of RAM, 
2k-bytes of PROM, serial interface (UART), 
crystal controlled clock generator for CPU, Baud 
rate generator for UART, programmable real time 
clock and CAMAC logic with LAM priority 
encoder and interrupt vector generator. For start up 
procedures and test purposes a manual control 
console may be connected to the CMC8080. 
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Fig. 1 CMC8080 Block Diagram 
FUNCTIONAL DIAGRAM CAMAC-Iogic 
The block diagram is shown in Fig. 1. There are 
four major parts, the central processing unit (CPU), 
the system memory, the serial interface (DART) 
and the CAMAC logic. 
Microprocessor 
The INTEL 8080 8-bit parallel central processing 
unit contains six 8-bit data registers, an 8-bit 
accumulator, four flags that can be tested, an 
8-bit parallel binary arithmetic unit, a 16-bit pro-
gram counter and a 16-bit stack pointer to control 
the addressing of the external stack. 
System Memory 
The system memory contains 2k-bytes of static 
RAM (Type 2102) and 2k-bytes of electrically 
programmable and UV-erasable ROM (Type 
1702A). The memory is expandable to 60k bytes 
with additional memory modules. The upper 4k 
bytes are reserved for the CAMAC address. 
Serial interface 
One pair of ports is used for a serial communica-
tion link. Data to the DART transmitter is trans-
fered via output port 0 with an output instruction. 
Serially received data are transfered from the DART 
receiver via input port 0 with an input instruction. 
The DART flags (transmitter ready, receiver ready, 
error) can be read with an input instruction via 
input port 4. An interrupt generated by the DART 
is fed to a priority encoder, and an automatic 
interrupt vector transfer to the CPU occurs, 
permitting a teletype service routine call. Standard 
transmission rates may be selected in the range 110 
to 9600 baud. 
The CAMAC address and function latches are 
loaded if the four CPU address bits A12, A13, Al4, 
A15 are logical 1. The CAMAC address and func-
tion transfer is realized with a memory reference 
instruction (called the CAMAC function opera-
tion). The low order byte of the address bus, 
containing the coded station number N, and the 
high order byte, containing the coded Subaddress A 
are loaded into the address latch. The remaining 
3 bits of the address bus may be used in future 
developments for CAMAC crate addresses or 
special functions etc. 
The data byte is latched in the function latch 
which then contains the CAMAC function code F, 
Inhibit I, Clear C, and Initialize Z. After latching 
FICZ the CAMAC cycle generator is started and 
Busy B and Strobe pulses S1, S2 are generated. 
CAMAC Write and Read operations are per-
formed with three· pairs of ports. 
24-bit CAMAC write data are transfered via 
output port 1, output port 2 and output port 3 with 
three corresponding output instructions. When 
the 24-bit write data are transfered to three output 
ports a following CAMAC function operation 
starts the CAMAC cycle and the 24 bits are moved 
to the addressed CAMAC module. A 24-bit read 
data operation may be performed with a preceding 
CAMAC function operation. The read data are 
now present at input port 1, input port 2 and input 
port 3. With three corresponding input instructions 
the read data can be transfered to the CPU accumu-
lator. Input or output instructions do not start a 
CAMAC cycle. 
The control status latch determines the state of 
the controller and it can be read via input port 4 and 
can be overwritten via output port 4. It contains 
bits for CAMAC interrupt enable- disable, X-
interrupt on-off, real time clock on-off, Teletype 
enable-disable, reader on-off, response Q, command 
accepted X, ORed LAM, transmitter ready, 
receiver ready, and error. 
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The LAM pattern is available at input port 5, 
input port 6 and input port 7. Six specified LAMs 
are connected to a priority encoder and the interrupt 
vector generator allows six LAM-service routines 
to be called. The other LAMs are 0 Red and 
connected to another input of the priority encoder. 
The X interrupt and the DART interrupt are 
ORed and connected to the highest priority input 
of the priority encoder. 
APPLICATIONS 
A typical single crate system contains the CM C 
8080 crate controller, additional memory modules, 
a DMA interface module and conventional 
CAMAC modules. 
The stand alone system in Fig. 2 represents a 
complete microcomputer system with the flexibility 
of the CAMAC system. A system monitor contained 
in PROMs functions as follows; load RAM 
memory from keyboard, paper tape or magnetic 
tape cassette; write the content of the memory on a 
printer, on paper tape or magnetic tape cassette; 
modify bytes of RAM memory; execute the program 
stored in the memory; and program PROMs 
(Type 1702A) with the CAMAC PROM program-
mer module. 
CAMAC OATAWAY 
j_ i I I I 
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Fig. 2 Stand-Alone System 
With the INTEL 8080 assembler it is possible to 
edit and assemble programs on the CMC8080. 
The system in Fig. 2 can be used in laboratory 
automation, process control, etc. with the ability 
to develop and test software and hardware. 
In distributed computer systems the interconnec-
tion can be either serially (Fig. 3) like a Teletype 
link or in parallel (Fig. 4) via a DMA channel. 
To simplify the serial link between the two 
computers and to make the link computer-indepen-
dent only ASCII characters are transferred, because 
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Fig. 3 Distributed Computer System (Serial) 
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Fig. 4 Distributed Computer System (Parallel) 
Where high data transfer rates are necessary via 
the DMA interface module, data transfers to and 
from the CM C 8080 RAM are possible. 
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MICROPROCESSORS FOR CAMAC 
THE MIK-X AUTONOMOUS CRATE CONTROLLER 
by 
D. L. Abbott 
Standard Engineering Corporation, Fremont, California, USA 
Received 8th July 1975 
SUMMARY The outstanding features of Standard 
Engineering Corporation's MIK-X Autonomous Crate 
Controller are described. This is the first commercially-
available microprocessor-based CAMAC crate controller. 
INTRODUCTION 
A number of microprocessor-based CAMAC 
Crate Controllers utilizing the Intel 8080 chip have 
been described. The MIK-X is another 8080-based 
Crate Controller, but has the distinction of being 
first to be offered commercially. Although it shares 
many characteristics in common with other imple-
mentations, the MIK-X has several features worthy 
of note and these are the subject of this paper. 
ORGANIZATION 
The basis MIK-X controller consists of three 
printed circuit boards as shown in Figure 1. These 
are from right to left: The Data way Interface board 
including N, A, F, and L registers plus Data way 
timing and control; the Processor board including 
the 8080 Processor and its support logic plus a 
24 bit Read/Write Data register; and either a 
Memory Card with up to 16 K bytes of semiconduc-
tor RAM or a Block Transfer DMA Controller. 
All three cards are interconnected by a high speed 
asynchronous Memory Bus which is also brought 
to the outside for connection to extended memory. 
In addition, the Processor and Dataway Interface 
boards are interconnected by a separate I/0 Bus 
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Fig. 1 Basic Organization of MIK-X Crate 
Controller 
The Memory Bus is designed to maximize DMA 
data transfer rates by interleaving the Processor and 
a DMA Controller on a cycle by cycle basis. The 
Processor typically requires about 2 microsecqnds 
to execute a memory cycle. However, only about 
500nsec. of this time is used to access the memory. 
With a properly designed Memory Bus, the remain-
der of this time is free to be utilized by a D MA 
device without interfering with the Processor. In this 
way, DMA operation may be made almost totally 
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Fig. 2 Interleaving of Processor and DMA on · 
Memory Bus 
MEMORY 
The Memory Bus is brought outside the Crate 
Controller module via arear panel edge card connec-
tor. This permits the expansion of memory by 
plugging in additional single-width CAMAC 
Memory Modules with identical edge card connec-
tors. Several Memory Modules are available to suit 
different applications. These include: 
• 16 k bytes dynamic semiconductor RAM; 
• 8 k bytes static semiconductor RAM; 
• 4 k bytes static RAM plus 4 k bytes reprogram-
mabie PROM; 
• 8 k bytes reprogrammable PROM. 
The memory can be expanded to 64 k bytes utiliz-
ing any combination of the above modules. Any 
of these boards may also be used as the third card 
of the basic Crate Controller. 
It should also be noted that the programming 
procedure for the recently introduced Intel 2704 
and 2708 UV-erasable PROMs is sufficiently simple 
that programming circuitry may be included on the 
memory board itself. Thus the PROM may be 
programmed by writing to memory exactly as if it 
were RAM. The cycle time is of course much longer, 
about 500 microseconds, but the Memory Bus is 
asynchronous and can handle devices of any speed. 
DMA BLOCK TRANSFER CONTROLLER 
OPTION 
The memory board in slot 23 may be replaced 
by an optional DMA Block Transfer Controller, 
in which case all memory is then external to the 
basic Crate Controller Module. This device is in 
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itself a microprogrammed controller implemented 
with a bipolar microprocessor chip set. It imple-
ments all of the block transfer modes defined in 
EUR 4100-Q-Stop, Q-Repeat, and Address Scan 
as well as LAM triggered block transfer. 
In Stop mode, it may be programmed to interpret 
Q = 0 as either the last valid transfer or as invalid 
data. In addition, it may be programmed to transfer 
8, 16, or 24 bits per Dataway cycle. 
DATAWAY ADDRESSING 
The MIK-X Controller treats the Dataway as a 
block of memory locations occupying the upper 
512 memory addresses. This approach derives 
primarily from the architecture of the PDP-11. 
Several other implementations similarly treat the 
Dataway as some subset of memory address space. 
Its principal feature is efficient execution of Data-
way cycles, especially non-data transfer functions 
which may be efficiently coded in-line and execute in 
approximately 21 microseconds. 
The data returned by a Read access to the Data way 
address space is actually the Dataway Status 
Register including Q and X from the just completed 
Dataway cycle. Data transfer is accomplished 
through a 24-bit Read/Write register referenced by 
three In/Out codes. Likewise, the F code register is 
loaded via an output command. The Dataway 
Status Register is also accessible through a pair of 
I/0 instructions. 
INVISIBLE BOOTSTRAP 
Another novel feature of the MIK-X is an 'invisi-
ble' bootstrap. This is implemented in a PROM 
chip on the Processor board. When the bootstrap 
mode is enabled, by depressing the front panel 
Bootstrap Switch, all Read accesses to memory 
are to the bootstrap PROM while Write accesses 
continue to be to the main memory. The principal 
function of the bootstrap is to transfer a loader 
program from itself to main memory and then exit 
from bootstrap mode by executing a Halt instruc-
tion. The loader program is then started by activat-
ing the front panel Reset Switch. In this way, a 
workable system may be configured in which main 
memory is entirely RAM. 
AUXILIARY OPERATION 
The most important feature of the MIK-X is its 
ability to operate either as a stand-alone auto-
nomous controller or as an auxiliary to a Type L 
or Type A controller (Figure 3). With this capability, 
the MIK-X becomes the basis for modular distri-
buted intelligence systems. 
When operating as an auxiliary controller, the 
MIK-X is plugged into three normal module posi-
tions and connected to the master crate controller 
through a 52-pin connector identical to the SGL 
connector defined for the Type L-1 Serial Controller. 
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! TO OTHER CRATE CONTROLLERS AND SYSTEM DRIVER 
Fig. 3 The MIK-X as an Auxiliary Controller. 
The Crate Controller (CC) can be SCC-Ll or 
a variant of CC-Al 
This connection provides access to the N and L 
lines plus priority arbitration for access to the 
Dataway. In addition to the Auxiliary Lock-Out 
signal defined for the type L-1 controller, a pair of 
request and grant signals is defined whereby the 
auxiliary controller requests Dataway access and 
receives acknowledgment from the master before 
executing its cycle. This mode is useful for Type-A 
and Type-U controllers which receive no warning 
of an impending Data way cycle as does the Type-L. 
Standard Engineering is currently developing a 
modified Type-A Crate Controller which includes 
this function. All of SEC's Type-U controllers also 
implement the auxiliary arbitration feature. 
In this configuration, LAMs are primarily the 
responsibility of the Auxiliary Controller. The 
MIK-X detects a LAM on the SGL connector and 
determines through its program whether it is to be 
serviced locally, by the MIK-X itself, or sent on to 
the system driver for servicing. In the latter case, the 
MIK-X loads a 5-bit register with an encoded LAM 
number and asserts the Demand Message Initiate 
signal on the SGL encoder connector. This further 
·implies that the MIK-X is capable on its own of 
generating demands to the system driver. 
The objective of this approach is to reduce the 
burden on the system driver by handling locally 
as many service requests as possible. Demands 
passed on to the system driver will usually be higher 
level functional service requests rather than LAMs 
from individual modules. 
CONCLUSION 
By providing a conveniently packaged increment 
of programmable intelligence smaller than a mini-
computer, the microprocessor has great potential 
for expanding the applications of CAMAC to real-
time instrumentation systems with low performance 
requirements. With the features outlined above, the 
MIK-X is intended to satisfy a wide range of 
applications ranging from small stand-alone systems 
to large distributed intelligence networks. The data 
rate limitations normally associated with micro-
processors are minimized through the block transfer 
DMA option. The MIK-X is the first in what will 
undoubtedly be a long line of microprocessor-based 
CAMAC products. 
MICROPROCESSORS FOR CAMAC 
AUXILIARY/MASTER MICROPROCESSOR CAMAC 
CRATE CONTROLLER 
by 
E. J. Barsotti 
Accelerator Division, Controls Group Fermi National Accelerator Laboratory, Batavia, Illinois, USA 
Received 8th July 1975 
SUMMARY This microprocessor-based CAMAC unit 
can be used as a crate controller or auxiliary controller. It 
has been developed for the serial CAMAC control system 
of the Fermilab experimental beam line, for applications 
that require local intelligence in CAMAC crates. 
INTRODUCTION 
In early 197'2 Fermilab commissioned its serial 
CAMAC control system for use in the three 
experimental areas1. The first approach to a serial 
system was to use a serial driver connected through 
repeaters to several branch drivers, each controlling 
up to seven Type A crate controllers. Data handling 
requirements lead to the replacement of serial branch 
drivers by an in-house designed CAMAC Serial 
Crate Controller with block transfer capabilities2 . 
As the system developed, experimenters and 
operators requested more and more complex data 
gathering and handling operations from the system 3 . 
Input and output block transfer operations were 
increased in an effort to reduce the burden on the 
CPU of the system computer. Crate-to-crate block 
transfers were provided for graphics and sophisti-
cated console requirements. It soon became evident 
that 'local intelligence' in a CAMAC crate was 
necessary. Applications such as closed loop control 
and status and alarm checking of a few devices 
could more easily be handled by an intelligent 
auxiliary crate controller (ACC). As the ACC was 
being developed new applications emerged, some 
requiring an auxiliary controller and some requiring 
a stand-alone or master crate controller (MCC). 
Controlling the focusing horn in the Neutrino 
Experimental Area and controlling an entire 
experiment in the Internal Target Area of the Main 
Accelerator were two additional applications for the 
newly named Auxiliary /Master Crate Controller 
(A/MCC)4 • 
MICROPROCESSOR HARDWARE 
The auxiliary/master crate controller contains a 
Motorola 6800 Jl}.icroprocessor, It k bytes of 
Motorola 6810 RAM and up to 8 k bytes of Intel 
2708 PROM memory. The microprocessor cycle 
time is presently 1.25 microseconds for internal 
memory and can be phase-rp.odulated to 1.75 
microseconds for slower external memory or 
peripheral addressing. 
When used as an auxiliary crate controller, the 
A/MCC time shares the Dataway with Serial Crate 
Controller (SCC) block-transfer and normal-
transfer Dataway cycles. At all times other than 
during Data way cycles, the A/MCC can be using the 
Dataway for memory expansion and peripheral 
addressing. 
Memory Expansion 
Since the microprocessor is a byte (8-bit) oriented 
machine with capability of addressing 64 k bytes of 
(65,536 bytes), twenty-four lines in addition to a 
few control lines are required to extend memory. 
By lowering the Data way Busy signal while address-
ing memory, the A/MCC is able to use the 25 Data-
way read lines for address and data along with four 
other bussed Dataway lines to extend memory. The 
only requirement is that the microprocessor be held 
in an inactive state during SCC or A/MCC genera-
ted Dataway cycles. This feature allows peripheral 
addressing and extension of memory through the 
Dataway to CAMAC modules without the need for 
external cabling. 
Time sharing the Dataway between SCC pro-
grammed-transfer and block-transfer Dataway 
cycles and A/MCC operations still allows 99% 
microprocessor-CPU busy time. 
Peripheral Addressing 
The 6800 microprocessor allows for 256 bytes of 
directly addressable memory, of which 96 bytes are 
used for addressing peripherals and 32 are used for 
registers internal to the A/MCC. Using directly-
addressable locations for the most frequently used 
memory locations allows for more efficient opera-
tion of the A/MCC by saving both program bytes 
and MPU cycle times. 
Interrupt Handling 
The microprocessor has one non-maskable and 
one maskable vectored interrupt. The non-maskable 
interrupt has three sub-levels of vectored interrupts, 
one each for communications from an sec to the 
A/MCC, block transfer operations and, if used, 
a 60Hz real time clock. The maskable interrupt has 
8 sublevels of vectored interrupts. Any combination 
of four front panel or eight LAM signal interrupts, 
or a hardware timeout can be wired to the eight 
maskable interrupts. Sublevels of vectored inter-
rupts are derived by latching and priority encoding 
the interrupts. An add instruction to the prioritized 
interrupt is then used to obtain a vector for servicing 
the interrupt. This hardware/software trade off 
provides relatively fast servicing of interrupts 
without a large amount of hardware. 
Memory Allocation 
The basic A/MCC contains Ilk bytes of RAM 
and up to 8 k bytes of PROM memory in addition 
to 32 bytes of internally addressed registers. The 
table below specifies the memory allocations for 
these locations in addition to that for the remaining 
54k (64-18+21) bytes of memory. 
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Hexadecimal 
Addresses Description Bytes 
0000-007F Directly Addressable 
A/M CC Internal RAM 
Memory 128 
0080-009F Directly Addressable 
A/MCC Internal Register 32 
OOAO-OOFF Peripheral Addresses 96 
0100-07FF A/MCC Internal RAM 
Memory 1792 
0800-DFFF External PROM, ROM, 
or RAM Memory 54k 
EOOO-FFFF A/MCC Internal PROM 
Memory 8k 
A/MCC CONSTRUCTION 
The A/MCC consists of two modules, one single-
width and one double-width. The double-width 
module contains the crate controller hardware, 
i.e., read/write registers, station number registers, 
Dataway cycle timing generator, etc., in addition 
to hardware providing input and output block 
transfer capabilities through the SCC. When the 
A/MCC is functioning as an auxiliary controller, 
the single-width module contains the micro-
processor, RAM, PROM, MPU clock and the 
timing and logic circuitry required for interleaving 
A/MCC and SCC Dataway cycles and extending 
memory via Dataway lines. A second single-width 
module may be used in place of the module descri-
bed above when the A/MCC is used as a master 
controller. This module omits the timing and logic 
circuitry used to interleave Dataway cycles but 
contains circuitry for performing cycle-stealing 
DMA transfers. Both single-width modules may 
contain drivers and receivers for extending micro-
processor control to additional local crates. 
The A/MCC resides in any group of three slots 
while functioning as a master crate controller and 
in any three slots excluding those occupied by sec 
while functioning as an auxiliary controller. 
Changing from an auxiliary to a master crate 
controller or vice-versa is easily accomplished by 
the insertion or extraction of six actual dual-in-line 
packages. The six packages, when inserted, connect 
the Dataway LAM and station number lines to the 
A/MCC. 
Access to Station Number {N) 
and LAM {L) Lines 
A rear I/0 connector and harness from the 
A/MCC double-width module to the control 
station of the crate allows the A/MCC to access 
station number and LAM lines when not occupying 
the three rightmost slots. 
SCC Auxiliary Controller Lockout Signals 
Five signals are required from the SCC to allow 
the A/MCC, to time-share the Dataway, when 
functioning as an auxiliary controller. These five 
signals tell the A/MCC when a Dataway cycle 
generated by the SCC is imminent. Since the SCC is 
the master controller, the A/MCC must relinguish 
the use of the Dataway until that Dataway cycle is 
complete. The lockout signals are transmitted to the 
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A/MCC via the five patch pins of the Dataway. 
The A/MCC is held in an inhibited state by phase 
modulating and staticizing the microprocessor clock 
for a period not exceeding 2.75 microseconds. 
Communications Between Auxiliary 
A/MCC Controller and SCC 
Whenever the A/M CC is addressed by the SCC, 
the function code and sub-address code are stored 
in internal A/MCC registers along with the write 
data for a write function code. The latching of this 
data triggers the microprocessor's non-maskable 
interrupt, thereby initiating an application or 
'type code' program predefined via A/MCC soft-
ware. Thus, the F, A, and W lines define an extre-
mely large set of 'type code' operations for various 
A/MCC applications. 
The A/MCC communicates with the SCC via 
four 24-bit SCC readable registers. Four flip-flops, 
one for each register, are used to indicate to the 
A/MCC that the registers have been read by the 
SCC. For example, a flip-flop is set when its 
corresponding register is loaded and cleared when 
that register is read by the sec. 
Remote Device Control and Monitoring 
The serial system at Fermilab allows easy com-
munication between the experimenter computers 
and the main system computer by the use of two 
"bi-directional buffered memory modules3 • By using 
the same system software and making the A/M CC 
respond identically to one of these modules the 
A/MCC can control and/or monitor any device in 
any crate in the serial system. 
ADDITIONAL FEATURES 
Software/hardware trade-offs in any system are 
always difficult to evaluate. To ease the software 
burden, a 60Hz real time clock and a hardware 
timeout, each driving interrupts, have been incor-
porated into the A/MCC. Some additional features 
are described below. 
l/0 Block-Transfer Capabilities 
Input block-transfers from an ACC are accommo-
dated via circuitry and software which sequentially 
load one of the 24-bit registers, halt the micro-
processor, and wait for a SCC-generated block-
transfer read operation. This operation then 
takes the MPU out of the halt state and the process 
is repeated until the transfer is completed. 
Block-transfer data operations to the ACC are 
accomplished in much the same manner, except 
that data enters the controller via a special front 
panel input port. 
Local Multi-Crate Expansion 
For systems requiring locally more than one 
crate of hardware, the single-width module of 
A/MCC can interface to a group of 'daisy-chained' 
crate controller interface modules. These modules 
are used to control an A/MCC double-width 
module residing in each of these 'daisy-chained' 
crates. 
Maintenance and Testing 
The front panel indicators, test points, and 
switches allow for simple program testing and 
maintenance. A program may be single-stepped or 
restarted periodically via front panel controls. 
A/MCC APPLICATIONS 
Figures 1 and 2 show typical applications4 for 
the A/MCC. Figure 1 depicts the hardware neces-
sary for operating an experiment without the aid of 
a large or mini-computer. Figure 2 shows a more 
complex system which is interconnected via an 
ACC to a large serial CAMAC system. This 
application also uses the ACC to drive two addi-
tional CAMAC crates via interface modules and 
double-width modules of an A/MCC. 
STORAGE 
OSCILLOSCOPE 
Fig. 1 Master Crate Controller Application-Stand-
Alone Experiment 
FUTURE DEVELOPMENTS 
One of the main concerns with a device such as the 
A/MCC is how to test the system software initially 
and, if changes are required, how to make those 
changes easily. A CAMAC module and accompany-
ing software will be developed to program PROM's 
for the AjMCC. Teletype, digital cassette, and 
paper tape reader interfaces will need developing 
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AUXILIARY CRATE CONTROLLER 
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Fig. 2 Auxiliary Crate Controller Application-
System with Local and Remote Microprocessor-
Control 
to make initial software checking simpler. For large 
temporary bulk storage, a module containing 4-8 k 
of RAM memory will be developed. 
CONCLUSIONS 
Microprocessors and intelligent crate controllers 
have indeed opened another phase of developments 
in the expanding world of CAMAC. 
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NEWS 
CAMAC- IEEE FULLY APPROVED 
CAMAC is now a fully approved IEEE standard, 
contained in publication IEEE Std 583. This, to 
a large extent, replaces USAEC Reports TID-25875 
(derived from BUR 4100e) and TID-25877 (referen-
ced in Supplement to CAMAC Bulletin No. 6) 
which are to be phased out. 
Louis Costrell (Chairman, US NIM Committee), 
in announcing this, expresses the hope that the 
wider availability of this publication should result in 
expanded use of CAMAC in disciplines outside the 
nuclear area. 
IEEE publications are available from: 
IEEE Service Center 
445 Hoes Lane 
Piscataway, N.J. 08854, USA. 
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SUMMARY This CAMAC crate controller includes a 
processor constructed from SSI and MSI components. 
It is intended for small single-crate systems where a 
computer would be too expensive and an LSI micro-
processor too slow. 
SYSTEM DESCRIPTION 
For many applications where a single C~~AC 
crate is used the cost of a computer and specmhzed 
sofware wi11 be more than the cost of a specialized 
non-CAMAC instrument doing the same work. To 
keep down the price of the system while maint~ining 
CAMAC versatility, various systems without 
computers were designed 1- 4 , where the function of 
the computer is taken over by a special controller. 
Our controller is a four-width CAMAC module 
and occupies the control station and three adjacent 
normal stations. The module contains the following 
sections: 
• CAMAC section, which fulfils the functions of a 
Crate Controller, including the Hold facility 5 . 
• CPU, which provides arithmetic and logic 
operations, conditional and unconditional jumps, 
besides the generation of a sequence of CAMAC 
commands; the unit is organized like a mini-
computer CPU but has the CAMAC Dataway as 
I/0 bus. 
To keep the size of the module small and to allow 
more flexibility to the system, the controiler has no 
other internal memory, except 8 internal registers. 
For data handling, the controiler works with data 
memory modules (24-bit words), connected through 
the Dataway as any other CAMAC module, . 
practically without any capacity restrictions. Pr~­
grams are stored in memory mod~les (16-~It 
words), connected via a special bus with a 31-pm 
connector on the rear panel. Speed is improved by 
means of this connection, because no CAMAC cycle 
is needed to fetch the next instruction, and over-
lapping is allowed. The maximum number of words 
for the program memory is 1024. For testing purpo-
ses, and in smail systems, a diode ROM mod.ule 
with 256 words has been developed. A configuratiOn 
with ROM (for bootstrap loading). and Read-Wr~te 
program memory modules may be used, specml 
facilities being implemented for loading the control 
store from the front panel switch register or from 
other modules such as controllers for magnetic 
tape units or paper tape readers. 
CPU STRUCTURE 
The CPU is designed around an Arithmetic and 
Logic Unit (ALU) with two data buses (Source and 
Destination) and a set of registers. The ALU 
performs parallel operations betw~en 2~-bit words, 




Fig. 1 Processor Structure 
The general structure of the controller is presented 
in Fig. 1. It contains the following registers: 
• RI (16-bit) - Instruction Register - contains the 
current instruction; 
• PC (10-bit)- Program Counter; . 
• SPC (10-bit) - Save Program Counter .Register 
- contains the old contents of the PC for JUmps at 
subroutines and interrupts; 
• AC (24-bit)- Accumulator (used also in shifts); 
• GR (24-bit)- 8 General Registers; 
• SWR (16-bit)- Front Panel Switch Register; . 
• RD (24-bit) - Data Register - connected with 
Data way Read and Write lines; 
• NAF (14-bit)- CAMAC Command Register. 
The control unit generates all the micro-orders for 
instruction execution by decoding through random 
logic the various fields of the instruction; the ~ode 
for the ALU is generated by means of a table wntten 
in a 32-word 8-bit PROM, to save space in the 
instruction. 
The timing of the unit is achieved using a 10 MHz 
clock and a synchronous decade, providing a fixed 
cycle of 1 JlSec for normal instruction and a variable 
cycle of at least 1.2 JlSec for CAMAC instructions 
(a handshake principle is used to allow the Hold 
mode). 
The control unit stores the status of the ALU 
after each instruction (overflow, carry, sign, zero) 
as well as Q status, seven L signals (selected by 
patching) and their sum D from the CA~AC 
unit; there are also two flags F1 and F2 available 
to the programmer and another one controlled by 
a front panel switch. The D signal (masked by Fl) 
interrupts the program, saves the co.ntents of P~ and 
starts the execution of the instructiOn stored m the 
first address of the program memory. 
INSTRUCTION SET 
The set contains 4 classes of instructions: 
• CAMAC instructions, which provide CAMAC 
commands NAF (16-bit); 
• FUNCTION instructions- a total of 18 types of 
arithmetic and logic operations are performed 
(Addition, Difference, Increment and Decrement 
Source Register, Increment Accumulator, Clear, 
Transfer, Complement, Two's complement, AND 
OR, Exclusive OR, arithmetic shift left or right, 
logical shifts left or right, rotate shift left or 
right); 
• JUMP instructions; 
• CONTROL instructions. 
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Fig. 2 Instruction Fields 
Field Structure 
The field structure of the instructions is shown in 
fig. 2 and has the following meaning: 
• CAMAC - command (NAF); 
• FCT- the DESTINATION register will contain 
the results of the operation (specified in the 
FUNCTION field) on the contents of SOURCE 
and AC registers; 
• JPD - Direct conditional jump; the tested con-
ditions are zero in accumulator, carry or overflow 
after an arithmetic or shift operation, sign of the 
results, Q after a CAMAC instruction, D signal 
(logical sum of L lines) and the flags F1 and F2; 
• JID - Indirect jump; the jump address is con-
tained in the SOURCE register; 
• JNC- Unconditional jump; 
• JSR- Jump to subroutine; 
• RSR- Return from subroutine; 
• RTI- Return from interrupt; 
• SSR - Conditional skip, set or reset of a flag 
specified by DESTINATION field; the cordition 
can be extended over 8 externaly accessible flags 
(seven from the L lines and one from the front 
panel); 
• HL T - stops the program; 
• NOP - No operation instruction; 
• LDC - Load crate register; this instruction was 
introduced to allow future development of a 
multicrate system by changing the number of the 
addressed crate; 
• DAT - Data transfer from program to Rb 
register. 
IMPLEMENTATION AND EXTENSION 
The controller is implemented on four boards 
using SSI and MSI bipolar integrated circuitry 
achieving a higher speed than the presently com-
mercially available LSI CPU s. . 
The front panel is provided with a Switch 
Register for loading the start address of programs, 
for loading constants in General Registers and for 
examining the contents of General Registers or 
memory addresses, depending on the push button 
pressed (START, LOAD ADDRESS, LOAD 
CONTENT or EXAMINE). 26 LED s are used to 
display the PC register and the 16 less-significant 
bits of the SOURCE bus. For debugging a single-
instruction mode is provided. 
For early applications of the PCC, where a more 
sophisticated interrupt system was not necessary, 
programmed demand servicing was used. In later 
versions we will use a specialised LAM Grader for 
vectorized interrupt servicing. 
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NEWS 
USE OF CAMAC IN EUROPEAN SPACE AGENCY DATA HANDLING SYSTEMS 
Mr. D. Deaney of ESRO has revealed a fairly 
extensive use of CAMAC in Satellite check-out 
as follows: 
For the spacecraft integration, testing and launch 
pha~es, ESA is using a computer-based check-out 
system to control and monitor the spacecraft. 
Currently eleven such systems are in use and they 
have been standardized to simplify all the logistics 
concerned with their deployment and utilisation. 
CAMAC is used extensively in these systems where 
special peripheral assemblies such as telemetry, 
telecommand, timing etc. (see figure I) have to be 
interfaced to the controlling computer. 
In most applications a CAMAC branch highway 
controller is interfaced to a Modular One dual 
processor computer system. The CAMAC modules 
are connected to the various special peripherals 
which communicate with the spacecraft under test 
(see figure 2). 
The specially designed controller is interesting 
because it incorporates a maximum of four autono-
mous transfer units with automatic register swit-
PCJ.I SIGNAL 
ST li4ULAT!ON/S IMULAT ION 
PCJ.I SI GNAL 
PCM/PSI</PM S !GliAL 
PCM/ PSK/ AM SIGNAL 
ching and these units may be software assigned to 
any CAMAC normal station. They were incor-
porated in the design both to cope with the data 
transfer rates and to permit the maximum use to be 
made of the flexible direct memory access features 
of the Modular One store units. 
The systems have been developed to European 
Space Technology Centre (ESTEC) specification~ 
by Logica under sub-contract to Computer Techno-
logy Limited. 
Given the requirement for flexibility and the 
involvement of different manufacturers' subsystems, 
CAMAC is a great help to achieve as closely as 
possible the desired standardization of the systems. 
For the future there are proposals to interface 
experiment payloads to the manned SPACELAB 
LABORATORY data handling facility via a 
CAMAC system. In this case a true CAMAC i~ 
foreseen for the ground preparation phases which 
would be replaced for flight by a system completely 
CAMAC signal compatible but packaged to flight 
standards. 
SPACECRAFT CIIECI~ -OUT SYSHM 
CRATES 2- 7 
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Fig. 1 Spacecraft check-out configuration 





STIMULI COMMAND TIME 
AND MONITOR GENERATOR 
BRANCH HI GIIWAY CONTROLLER 
IHTH 4 AU IONOMOUS 
• TRANSFER UNITS 
BRANC H OA TA 
HIGHHAY REGISTERS 
INTERFAC CONTROL 
CONTROL AND STATUS 
ATU I 
GATING ATU 2 
ATU 3 
ATU 4 




C011PLETE CONPL. TER 
SYSTEM NOT SHO\m 
~ I STAIIDARO AND i SPECIAL CAMAC MODULES i - · - · --- - ·- · 
TELECOMMAI~D 
TELEMETRY 
Fig. 2 CAMAC Interface configuration 
ESONE-NIM COMMITTEES 
ACTIVITIES OF THE GAMAC WORKING GROUPS 
The ESONE Committee in Europe and the U.S.AEC 
NIM Committee in America have both authorised 
different working groups to investigate specific 
aspects of CAMAC. The Eu~opean .and ~~~ric~n 
wor.king parties are performmg the1r act1v1t1es m 
close collaboration. 
NIM-CAMAC WORKING GROUPS 
Data Working Group 
Chairman: F. Kirsten, Lawrence Berkeley Laboratory, 
USA. 
The NIM Dataway Working Group held its 
summer meeting on July 22 and 23 at the facilities 
of the National Bureau of Standards, Boulder, 
Colorado. We were pleased to have Rupert Patzelt, 
chairman of the ESONE Dataway Working Group, 
at the meeting. 
It is clear that the end of the first phase of the 
Serial Highway System work is in sight. At Boulder, 
only two or three points were discussed which 
involved possible amendments to the Serial High-
way Description. The Description therefore seems 
to have reached maturity. 
Attention is now turning to the work of trans-
ferring the technical definitions of the Description 
into the more formally written Specification. The 
progress of the draft of the Specification, which is 
being prepared by R.C.M. Barnes, is being followed 
very carefully. At Boulder, the Working Group 
reviewed the present draft and will continue this 
work in future meetings. 
The Working Group has recently begun discus-
sions on the topic of Distributed Intelligence in 
CAMAC. The group feels that the continued vitality 
of CAMAC depends on developing procedures and 
techniques for accomodating intelligent modules 
and controllers (e.g., microprocessors) in the 
CAMAC system. Some of these techniques will 
develop naturally; others may require definition. 
One of the first tasks undertaken is the extension 
of the multiple crate controller concept, which is 
now supported by the Serial Highway System, into 
other areas of CAMAC. Other tasks are being 
formulated and examined. Paul Kunz of SLAC is 
organizing this work. 
Software Working Group 
Chairman: R.F. Thomas, Jr., Scientific Laboratory, 
Los Alamos. 
The NIM Software Working Group met in 
Boulder, Colorado, on July 23rd to 25th. The 
latest draft of a document describing recommended 
block-transfer modes was discussed in a joint meeting 
with the Dataway Working Group. Other items 
discussed included new drafts of a proposed CAMA C 
Software Handbook, recommendations for FOR-
TRAN subroutines, and recommendations for 
extensions to BASIC. 
ESONE-CAMAC WORKING GROUPS 
Analogue Signal Working Group 
Chairman: T. Friese, Hahn-Meitner-Institute, Berlin. 
During the AWG-meeting on 28/29th of Nov. 
1974 at MPI (Munich-Garching) the specifications, 
presented to the ESONE-meeting at Warsaw, have 
been revised once more because, until now, only a 
small number of applications in CAMAC systems 
exist. For some of the larger instrumentation sys-
tems, special standards have been used and this 
shows that specific technical circumstances or 
demands of peripherals may hinder the introduction 
of common obligatory specifications. The AWG 
therefore decided to make only recommendations 
and to separate the current- and voltage-signal 
specifications. These however do refer to signal 
transmission between CAMAC units and between 
CAMAC units and external devices and should be 
used on all CAMAC analogue modules in common 
usage. They also should be applied to the instrumen-
tation of larger measuring systems, if no other 
conditions are prescribed by the peripherical equip-
ment. The separation of the recommendations into 
current- and voltage-signals will make the work on 
changes and supplements easy for one or both signal 
systems in the future. 
A special problem was encountered in the over-
voltage protection of the CAMAC inputs and 
outputs connected to external equipment and 
measuring systems. The short recommendations on 
this point surely may be improved in the future. The 
minimum demand should be kept in mind that the 
crate detaway is not allowed to be damaged or 
disturbed under any circumstances. In addition to 
the recommendations some comments and remarks 
have been worked out, which may be helpful for the 
design engineer as well as for the user. 
With the presentation of these recommendations, 
the work of the AWG has now come to a conclusion. 
Further questions referring to CAMAC analogue 
signals for measurement and control should be discus-
sed between representatives of CAMAC producers 
and large user companies taking advantage of the 
interaction between practical usage and the defini-
tion of extended or new recommendations. 
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APPLICATION NOTES 
A FAST DATA ACQUISITION PATiH BASED ON A 
CAMAC MEMORY SYSTEM 
by 
R. Klesse and A. Axmann 
lnstitut Lave-Langevin, Grenoble, France 
Received 16th June 1975 
SUMMARY High data rates, up to 500kHz, are 
handled by this CAMAC-based data acquisition system, 
which also meets a need for on-line data reduction. 
By using new MOS technology, a memory with 4 k x 16-bit 
words is contained in a reasonably priced single-width 
module. On-line data reduction minimises the memory 
needed for multi-channel analysis. 
INTRODUCTION 
A neutron small-angle scattering instrument 
using a plane multidetector and facilities for time-of-
flight analysis of scattered neutrons is operational 
at the High Flux Reactor in Grenoble1. The consid-
erable amount of data to be collected on line 
required the development of a special data acquisi-
tion system which will be described below. 
Fig. 1 shows the general experimental layout. 
The instrument of a total length of 80 m is located 
at the end of a curved neutron guide tube trans-
mitting neutrons moderated in a cold source at 
25 °K. The neutron flux at the sample can vary 
between 105 and 108 njcm2 /sec in a wavelength 
range from 2 to 20A. Sample-detector distances 
between 0.7 and 40m are possible. 
The multiple information at the multidetector 
emanating from a single neutron capture event is 
amplified and discriminated by amplifiers associated 
with each line and column. These pulses are 
treated by a coding unit which gives a binary word 
corresponding to the address of the event ( 4096 
cells, requiring 12 bits for address). 
;J~ -~~~-0~~-
TR!GGER , 7 
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TO CXlDING UNIT 
Fig. 1 Basic layout of the neutron small angle 
scattering, instrument D 11 at the high flux reactor 
(ILL, Grenoble) 
FAST DATA ACQUISITION PATH 
Because of the high incident neutron flux we 
obtain data rates up to 300KHz (events/second) 
and large spectrum widths (up to 512k channels). 
This requires considerable activity in on-line data 
reduction (to reduce the spectrum width) and on-
line data acquisition. An event is determined by the 
multi-detector address of 12 bits, plus time-of-flight 
information of up to 7 bits. This gives a total word 
. length of 19 bits which would give a spectrum width 
of 512k if no data reduction were performed. 
However, the multidetector word of 12 bits can 
often be reduced by taking advantage of the sym-
metry of the spectrum. 
Fig. 2 shows an original spectrum of the multi-
detector with 4096 points. As the spectrum has 
rotational symmetry, the multidetector address of 
12 bits can be reduced to a word of 5 bits represent-
ing only the distance between the symmetry center 
and the multidetector cell. In general, for a specific 
experiment, the parameters concerning the sym-
metry properties of the expected spectrum are fed 
into the computer. The computer itself calculates 
the list of channels to be regrouped and loads the 
CAMAC Memory Module (MM) (initialization of 
electronics). 
Fig. 2 Three-dimensional display of data collected 
with the multidetector. The intensity for each cell is 
given in the vertical direction. The unscattered neu-
tron beam has been suppressed by a beam trap. 
Instead of performing repetitive calculations for 
on-line data reduction (e.g .r = 1J x 2 + y 2 '1) we now 
use the CAMAC Memory Module (MM), which 
contains only the corresponding radius for all cells 
of the multidetector. Thus, data reduction is simply 
done by a read cycle of the MM. Furthermore, the 
replacing data word can also determine that all 
events corresponding to a certain multidetector 
address are ignored. 
Fig. 3 shows the whole data path. The next step 
after data reduction by the MM is the Bit Handling 
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Fig. 3 Fast data path for the small angle scattering 
instrument 
Data from three possible data sources are collected: 
Multidetector (reduced addresses), time-of-flight 
and optional parameters (sample). A control word 
given by the computer indicates the valid bits for 
each data source, and the final condensed data 
word is built by a simple shift operation. 
The BHM sends the condensed data word to a 
multichannel analyser. 
Fig. 4 shows this part of the data acquisition in 
more detail. The multichannel analyser consists of 
one or more (up to 16) Memory Modules, and 
Access Modules such as Increment Module. Read 
Module and Display Module. The whole system 
consists of fully programmable CAMAC modules 
which are connected by a Front Panel Bus (FPB). 
This FPB contains 16 lines for address, 16 lines for 
data, 1 'access demand' line, 1 'receipt' line, 1 
'demand accepted' line, 1 'read/write' line and 1 
'busy' line. Priority for access to the MM is given 
to the unit which is physically nearest to the MM. 
Three types of MM access can be performed: 
Read cycle (450nsec), write cycle (450nsec) and 
read/modify/write cycle (900nsec). 
The MM is a single-width CAMAC module and 
has a capacity of 4096 words of 16 bits and is built 
from dynamic MOS memory chips. 
The Increment Module performs the + 1 opera-
tion to update the spectrum. 
The Read Module offers a block transfer facility 
for memory data, which are read out during data 
acquisition via the FPB. 
The Display Module monitors the live data 
acquisition into the memory. 
+---1--+----L-- WRITE 
-1--+--o+---"'--- BUSY 
-1--__ -+ __ _L _- --+----'-'---+ 
Fig. 4 Memory Bus System- detail of fast data 
path 
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NEWS 
CAMAC Survey 1974 
One of the first tasks of the EUROPEAN 
CAMAC ASSOCIATION, after its formation in 
May 1974, was to establish a datum of existing uses 
of the CAMAC Standard Interface. 
From the responses received on the CAMAC 
SURVEY 1974 proforma, which has been distribut-
ed to CAMAC users and manufactures in the be-
ginning of 1975, an analysis of usage has been 
done and the results, given in the final report, 
should guide the future programme of the Asso-
ciation and other interested orginazations. 
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All those who have returned the questionaires of 
the proforma will receive their copy of the final 
report free of charge, Others may order the report 
from the address given below: 
European CAMAC Association 
cjo Dr. H. Meyer 
Commission des Communautes Europeennes 
CRC-BCMN 
B 2440 Geel (Belgium) 
The price per copy is: 150 Belgian Francs 
APPLICATION NOTES 
CAMAC LINK BETWEEN TWO PDP-8 COMPUTERS 
by 
P. Daujat 
Departement de Physique Nucleaire- Service de Ia Metrologie 
et de Ia Physique Neutroniques Fondamentales, CEN Saclay, France 
Received 5th May 1975 
SUMMARY A CAMAC intercommunication link be-
tween a PDP-BE and PDP-81 is described. The link 
consists mainly of standard CAMAC modules, and is 
adaptable to the particular needs of on-line measurements 
and control of photonuclear experiments. 
INTRODUCTION 
Recently initiated photonuclear experiments of 
the (y, xn) type, performed at the 600MeV Linac 
at Saclay, use a continuously variable energy mono-
chromatic photon beam (20 MeV ~ Ey ~ 120 MeV) 
obtained by the annihilation-in-flight technique of 
a monochromatic position beam. These experiments 
led to the simultaneous use of two computers: 
• A PDP8 (E) which controls the position and 
photon beam behaviour and associated equip-
ment. 
• A PDP8 (I) which is used for the acquisition, 
preliminary mathematical evaluation and storage 
on DECTAPE units of the pertinent photo-
nuclear experimental results such as photon 
spectra, neutron counts, several background 
measurements and associated cross-section com-
putations. 
The ultimate aim of automatic control of such 
experiments, and in particular the change in energy 
of the photon beam, would then require inter-
communication between these two computers. 
Since the computers were already equipped with 
CAMAC interfaces an adaptation of listed and 
available CAMAC units proved to be an inexpensive 
and rapid means of attaining this objective. 
LINK DESIGN 
Single-width, '9013 Driver/Input 24 bit' modules 
from Nuclear Enterprises are used for each com-
puter (Fig. 1). Since transfer synchronization re-
quires a SYN signal which, on the above modules 
is not available with 24 bits, a dual monostable 
multivibrator SN74-123 is inserted into each module 
9013 DRIVER UNIT (I) 
SYN c -~--- 0 POPS I N 
OUTPUT REGISTER T 
1-- R 
,..- 0 INPUT GATES L 
1-- L 
l_ "L ~ LAM E CRATE R 
1J u 
9013 DRIVER UNIT (E) 
~ SYN c 0 PDPSE I- N 
--4- OUTPUT REGISTER T 
R 1-- 0 
INPUT GATES L 
1-- L 
LAM E CRATE R 
Fig. 1 Layout of the Link. 
so as to produce the missing signal. A pin on the 
connector gives access to this signal. 
The CAMAC function F(16) triggers the first 
monostable and loads the output register in such a 
way that the scond monostable, which produces 
SYN, can only be triggered after an appropriate time 
delay thus assuring a proper loading of the output 
register. 
The connection between the 9013 modules 
consists of 48 data, 2 sync and 2 earth lines. Each 
9013 module consists of; a 24-bit output register, 
24 input gates, a LAM flip-flop and a SYN pulse 
generator. Input lines to the 9013(E) are connected 
to outputs of 9013(1), and the LAM of 9013(E) 
is connected to SYN of 9013 (I). Similarly for the 
(I) to (E) connection. The 24-bit transfer is per-
formed in parallel. F(l6) is used either for emitting 
or for acknowledging the reception of a 24-bit 
word. F(I), as usual, performs the reading of any 
word and F(8, 10, 24 and 26) are involved with the 
LAM only. 
LINK PERFORMANCE 
Both computers operate on 12-bit words whereas 
the corresponding 9013 modules have 24-bit words. 
Hence one could transmit two PDP8 words simul-
taneously. However the transmission reliability is 
greatly improved if one uses the 12low-order bits for 
data transmission and the 12 high-order bits for 
identification purposes only. 
Word Transfer 
The sequence of operation is shown in Fig. 2. 
Function F (16) loads the output register of the 
9013 (I) with a word to be transferred. Once loaded, 
the module emits SYN towards 9013 (E), and 
POPS (I) 9013 










Fig. 2 Sequence of Operations in the Link. 
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causes a LAM in the latter. The PDP8 (E) now 
reads the transmitted word with F(1) and memorizes 
it, clears the LAM, and emits SYN to the PDPS(I) 
by means of F(16). The receipt of this signal by the 
PDPS(I) is in turn acknowledged as a DATA 
RECEIPT. The process can then be repeated. 
Block Transfer 
The same procedure is used to transfer a block of 
words, but the sequence is labelled with the follow-
ing identification codes; 
1 = start of block; 0 = data; 2 = end of block. 
With identification 1 and 2 one sends the number 
of words in the block and parity control respectively, 
so as to make control of the block transmission by 
the receiving computer possible. 
Transfer Performance 
The bidirectional connection transmits 24 bits in 
a parallel asynchronous mode. The distance between 
the modules can exceed 100 meters and the transfer 
speed, which in our experimental set-up is approxi-
mately 100 microseconds per word, depends 
essentially on the associated software. 
If one were prepared to use the 12 bits assigned to 
identification words for the transfer of additional 
data one could then nearly double the transmission 
speed at the price of a loss in reliability of the 
transfer as a whole. 
CONCLUSION 
The particular example of a link described here 
seems to indicate that the complexities and continual 
evolution of nuclear experimental techniques can be 
met successfully by the application of properly 
adapted modular CAMAC systems, which are 
neither subject to excessive cost nor to overlong 
development and testing time. The standardization 
of both the computer and associated CAMAC 
modules have made the application of such inter-
communication techniques possible. 
NEWS 
REMOTE AUTONOMY WITH INTELLIGENT SUBSYSTEMS 
ON THE CAMAC SERIAL HIGHWAY 
The following information has been received 
from K.-D. MiillerhofKernforschungsanlage Jiilich. 
The CAMAC Serial Highway has already proved 
to be a low cost solution for connecting CAMAC 
systems over long distances to a computer, for data 
acquisition and process control. 
The general disadvantages of serial transmission 
systems in comparison with parallel transmission 
are, for instance, lower data rates and longer 
reaction times. On the other hand, the possibilities 
of applying modern microprocessors and small 
semiconductor storage elements - the microcom-
puter in a CAMAC module- has encouraged 
development work on remote autonomy with 
intelligent subsystems. 
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An autonomous crate controller for connecting 
a CAMAC crate to a computer via the Serial 
Highway has been developed at the KFA Jiilich. 
The equipment allows peripheral units connected 
to CAMAC modules in a crate to be controlled 
via the Dataway. 
The conversation with the central computer via 
the Serial Highway can to a great extent be restricted 
to block transfers of data and program statements. 
At the Interkama (Dusseldorf, F.R. Germany in 
October 1974) an intelligent subsystem was demon-
strated which showed its potentialities by controll-
ing the movements of model railway waggons in a 
station. 
DEVELOPMENT ACTIVITIES 
A DIFFERENTIAl DISCRIMINATOR IN CAMAC 
by 
D. Kollbach and H.-U. Nachbar 
Hahn-Meitner-lnstitut fUr Kernforschung Berlin GmbH, Germany 
Received 26th February 1975 
SUMMARY This CAMAC module discriminates the 
ampli udes of analogue inpu signals, up o -1 v or +5 v 
in ei_her differen.ial or dual integral mode, and generates 
standard NIM output pulses of -16 mA. The modes of 
operation, the thresholds, and other features are selected 
by CAMAC commands. 
INTRODUCTION 
In nuclear physics and nuclear-medical diagnosis 
applications it is often necessary to measure the 
activity of a radiation source within a certain 
energy range. 
The discriminator which is described here accepts 
fast pulses with a minimum pulse width of 30 ns in 
the -1 V/500hm range. Slower input signals may 
be connected to the + 5V/5k0hm input. [See 
CAMAC specification EUR 5100 (1974)]. 
In a well known manner the circuit compares the 
amplitude of input pulses with two inherent thresh-
olds in differential or dual-integral discriminator 
mode. All outputs are standard NIM - 16 rnA 
signals of SOns width. The pulse pair resolution is 
about 150ns. The mode of operation and threshold 
levels are controlled via the Dataway. 
MODES 
Dual Integral Discriminator Mode 
In this mode the unit works like two independent 
integral discriminators with the thresholds U0 and 
Ul. An additional output (Out 3) delivers pulses if 
the pulse amplitudes are within the window Ul- U0, 
(U1 > U0) (Fig. 1). The output signals are generated 
when the trailing edges of the pulses have crossed the 
thresholds. 




Fig. 1 Dual Integral Discriminator 
Symmetrical Window Dicriminator Mode 
In the other mode of operation the center of the 
window is controlled by U0 while the width of the 
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Fig. 2 Symmetrical Window Discriminator 
the setting of window width and window center are 
independent of each other. The reduced window 
range results in higher resolution and lower tem-
perature drift. 
DESCRIPTION OF 
THE BLOCK DIAGRAM 
Generation of the Threshold Voltages 
Two registers of 10 bits each are loaded, with the 
commands F (16) ·A (0) and F (16) ·A (1 ). Their 
outputs are converted into the analogue voltages 
- U0 and - Ul by two integrated-circuit DACs. 
These voltages are converted into the actual 
thresholds for the discriminator circuit depending 
on the different modes of operation: In the mode: 
'DID' (dual integral discriminator) the output 
voltages of the DACs are inverted by two summing 
amplifiers with unity gain. In 'SYD' (symmetrical 
window discriminator) the thresholds U0+ Ul/16 
and U0- U1/16 respectively are generated by 
driving the operational ampJifiers in two different 
configurations: · the first amplifier works as a 
summing amplifier and the second as a differential 
one. 
Operation Mode Register 
The relay REL 1 is set to the appropriate position 
by loading two bits of the operation mode register. 
Two of the possible four combinations of these bits 
result in an inhibit, i.e., no output pulses are genera-
ted. 
A third bit in this register drives another relay 
for selecting one of the two imputs provided for 
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Fig. 3 Block Diagram of the CAMAC D(fferential Discriminator 
Output Select Register 
Although up to three scalers or other units may be 
connected simultaneously to the outputs Out 1 to 
Out 3 it is generally sufficient to have one scaler 
connected to output4, the desired output signal 
being selected by an internal multiplexer. Th.e 
position of this MUX is controlled .b.y the 2-bit 
Output Select Register. In the condition (0, ~) 
no output signals are generated at Out4. This 
feature may be used for software 'gating'. 
LAM -Logic 
Three LAM Sources are provided: 
• After selecting the mode of operation and the 
appropriate input a 'Ready' LAM indicates th.at 
the contact bounce time is over and the dis-
criminator is ready for use. 
• A 'Lower Threshold Negative' LAM is generated 
if in the symmetrical window discriminator mode 
Ul/16 is greater than U0 i.e. the lower threshold 
has become negative. 
• In the dual integral discriminator mode, the 
condition 'Ul < U0' leads to an Error LAM. 
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This LAM may be disabled if the window output 
is not in use, so that Ul < U0 is permitted. 
APPLICATIONS 
At present, some of these discriminators are used 
in the nuclear medicine department of the Rudolf-
Virchow-Hospital in Berlin in a project 'CAMAC' 
in Medicine'. Measuring apparatus for well-known 
nuclear-medical diagnosis methods (renal and 
thvroid function diagnosis) is coup Jed to a Siemens 
S 301 computer via the CAMAC system. 
The discriminators are used in conjunction with 
Nal scintillation crystals, pre-amplifiers and DDL-
amplifiers, together with a CAMAC scaler-timer 
system, and are adjusted to the appropriate energy-
ranges, depending on the nuclides that are employed. 
Of course, the discriminators are applicable in 
many other cases of nuclear electronic measure-
ments where amplitude discrimination is needed. 
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DEVELOPMENT ACTIVITIES 
A BRANCH HIGHWAY DRIVER FOR THE PDP-11 COMPUTER 
by 
B. Bricaud, J. Durruty, J.C. Faivre, J. Pain 
Departement de Physique Nucleaire, CEN Saclay, France 
Received 8th July 1975 
SUMMARY The CAMAC Branch Highway driver 
described in this paper controls up to seven crates, and 
transfers data via the UNIBUS of a PDP-11 computer. 
A 16-bit CAMAC operation needs only one computer 
instruction. 
This paper describes a branch highway driver for 
the PDP 11/40-45 computers used in the 1 GeV 
spectrometer QD2 experiment at Saclay. The 




The branch driver can control up to seven crates 
and needs 4 k peripheral device addresses. Each 
crate uses 512 addresses (9 bits). The crate address 
C(0) is used for the specialised functions of the 
branch driver. The bits A 13-A1 7 define the first 
address of the 4 k CAMAC area. The bit A00 is 
used to select some special functions (Fig. 1). 
A17 A13 A00 
l 1 I I ! i I i i l ! I ! i i 
-------------------------c N A 
Fig. 1 Control Word for Branch Driver 
CAMAC functions. 
Each CAMAC function needs only one computer 
instruction for 16-bit data; it is defined by the type 
of data transfer and by the state of the A00 address 
bit. 
A Data Buffer Register (DBR) allows the eight 
most-significant bits of the CAMAC data to be 
loaded or read, either by the computer or by the 
Read/Write CAMAC functions: 
Read function F (0) 
MOV @ # CNA, X. 
MVB @ # DBR, Y (if 24-bit transfer). 
Write function F(16) 
MOVB Y, @ # DBR (if 24-bit transfer). 
MOV X, @ # CNA. 
CAMAC-to-CAMAC module transfer 
MOV @ # CNA 1 , @ CNA2 (24-bit transfer). 
Command Functions 
MOVB # F, @ # CNA. 
Fast Q Test ? 
TSTB @ # CNA + 1 : the state of the Q line is 
loaded into the N control bit of the PSW register. 
This instruction will be followed by a conditional 
branch instruction. 
The F(1)-F(7) Read and F(17)-F(23) write 
functions are selected by three bits of the Data 
Buffer Register (D08-De9-D10). 
In the normal use, the DATIP phase of the 
instruction does not generate a CAMAC cycle; 
however, this phase can be enabled. With this 
possibility, all the PDP-11 instructions apply to the 
CAMAC modules. 
Example: INC@# CNA. 
This instruction: 
• reads the sixteen less-significant bits of the data; 
• increments the data by one in the CPU; 
• writes the result back into the module. 
Interrupt System 
The BD line is directly connected to the interrupt 
system of the PDP-11 computer; it can be enabled 
or disabled. A priority encoder CAMAC module 
allows coding of the L-lines (L1-L23). 
BX Line 
The BX line can generate an interrupt in the 
computer, independently of the BD interrupt. 
MECHANICS 
We use a CAMAC crate with a special Dataway 
construction: one Data way for the unibus of the 
PDP-11 computer, and one Dataway for the 
Branch Highway signals. 
It is possible to have two Branch Highway drivers 
in the same CAMAC crate. 
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NEWS 
1st GENERAL ASSEMBLY OF THE ECA 
The first general assembly of the European 
CAMAC Association (ECA) tookplace in Brussels, 
Sheraton Hotel on October 17th., following im-
mediately after the 2nd International Symposium 
on CAMAC in Computer Applications. Around 
100 persons were present. 
The audience was welcomed by Chr. Layton, 
Director of the Directorate General Industry and 
Technology, Commission of the European Com-
munities. Chr. Layton said that it was the right 
time to start ECA, and stated that the European 
Commission appreciated contacts with practical 
data processing people, because this fitted well into 
the Commissions work with a policy of data pro-
cessing in Europe. Mr. Layton praised the inde-
pendence of ECA, and promised all possibly support 
fromCEC. 
The opening speech was given by K. Zander, 
Chairman of the management board of the Interim 
Council of ECA, who expressed his faith in the 
future of CAMAC within medicine and industrial 
process control. 
P. Gallice resumed the history of the Interim 
Council and its work with setting up statutes and 
standing orders. The ECA secretariat and working 
groups were also mentioned. 
E. Rehse, Chairman of the ECA Medical Appli-
cations Working Group reported on the work of 
the group; this is especially related to intensive care 
in hospitals and automated clinical laboratories. 
Safety specifications are an important task of the 
future for this group. 
E. G. Kingham outlined the work of the ECA 
Industrial Applications Working Group; this group 
is investigating the possibilities of CAMAC in 
industrial process control. Problems were defined 
and stated as a number of separate items; e.g., 
signal conditioning and cabling. 
H. Meyer resumed the activities of the Information 
Working Group, which happens to be identical with 
the ESONE-IWG. Its main concern has been in the 
past the CAMAC-Bulletin for which it was planned 
to place greater weight in future on application 
reports and multilingual tutorial papers. 
A. C. Peatfield, Chairman of the United Kingdom 
CAMAC Association reported on the work in this 
sizable regional group, while K. D. Muller explained 
that the "Deutsche Studiengruppe fiir Nuklear-
elektronik" is acting temporarily as a regional 
group in Germany and Austria. 
D. Horelick, US-NIM Committee, described the 
work of the CAMAC Industrial Applications 
Group (CIAG) in USA. 
The more formal part of the Assembly comprised 
an unanimous accept of the proposed statutes and 
standing orders and the election of members of the 
Council. 
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The first ordinary ECA council has 25 members 
as follows: 
Council Members elected 
at the General Assembly 
(17th October 1975) 
Austria 
AITWENGER, W., SGAE, 1082 Wien, Lenaugasse 10 
CLAASSEN, D.P., AVL, 8020 Graz, Kleiststrasse 48 
Belgium 
STEYAERT, J., U.C.L.-SC 1-CH-Cyclotron 2, 1348 Louvain-La-Neuve 
Denmark 
CHRISTENSEN, P., Danish AEC, 4000 Roski lde, Res. Est. Riso 
France 
BoUET, L., Saphymo-Stel, 75013 Paris, 51 rue de l'amiral Mouchez 
GALLICE, P., CEN de Saclay, 91190 Gif sur Yvette 
OLIVIER, M., O.S.L. , 06340 La Trinite, Avenue du General de Gaulle 
SERVENT, J. M., Compteurs Schlumberger 92222 Bagneux, B.P. n° 47 
F.R. Germany 
CREUTZBURG, U ., Dornier System GmbH, 7990 Friedrichshafen, Postfach 
648 
H EIDEPRIEM, J., Gesamthochschule Wuppertal, 56 Wuppertal 1, Fuhlrott-
strasse 1 
OFFER, M ., Siemens AG, 852 Erlangen 2, Postfach 325 
ZANDER, K., H.M.I. , 1 Berlin 39, Glienickerstrasse 100 
Great Britain 
BISBY, H., AERE Harwell 347.2, Harwell, Oxfordshire OX11 ORA 
HILTON, K., GEC-Elliott Proc. Aut., Leicester New Parks LE 3 1UF 
KINGHAM, E. G. , CERL Control Comm. Div., Leatherhead, Surrey, 
Kelvin Avenue 
PEATFIELD, A. C., Daresbury Lab., Daresbury, Warrington WA4 4AD 
&~ ~ 
FORNACIARI, P ., ENEL, 00198 Roma, V. Regina Margherita 137 
RISPOLI, B., CNEN, 00198 Roma, V. Regina Margherita 125 
Netherlands 
OVERTOOM, A., Reactor Centrum Nederland, Westerduinweg 3, Petten 
Switzerland 
BESSE, L., SIN, Inst. f. Nuklearforschung, 5234 Villingen 
LIEBENDORFER, H ., Borer Electronics AG, 4500 Solothurn 2 
Other Countries 
HERMAN, M., Nucl. Equipm. Est. Polon, 00-901 Warszawa, Palace of 
Cult. & Science, Poland 
HULTBERG, S., Res. Inst. f. Physics, 10405 Stockholm 50, Roslagsviigen 100 
Sweden 
LILJA, 1., Valmet oy Rautpohja Works, 40101 Jyviiskylii. 10, P.O. 158 
Finland 
LUKACS, J., Zentralforschungsinstitut f. Physik, 1525 Budapest PF 49, 
Hungary 
The General Assembly was rounded off with a 
general discussion about the future aims of ECA 
which has shown a great interest in the continuation 
of a periodical on CAMAC in some form. 
Work with safety regulations, both in hospitals 
and in industrial plants, was recommended. 
The Council was asked to publish a reference list 
of all existing CAMAC-applications. 
In Hungary a 400 page handbook will appear 
shortly from H. Lukacs, while H.J. Stuckenberg 
of DESY, Hamburg, has recently generated his 
"CAMAC for Newcomers" in English and German. 
This kind of work was felt to be very important. 
Pilot projects were considered valuable even when 
the applications were discontinued; in the latter 
case, a good deal of information was· still dissem-
inated. 
ECA has many ties with other organizations and 
confirmed the interest in organizing presentations 
at topics oriented conferences, on applications 
where CAMAC could be of use. 
SOFTWARE 
COMAC -AN EDUCATIONAL PROGRAM 
FOR MANUAL CRATE CONTROL 
by 
B. Bjarland 
Institute of Radiation Safety, Helsinki, Finland 
Received 12th MBY 1975 
SUMMARY A program in Nova assembler language 
allows CAMAC commands to be input from a Teletype. 
The L-pattern can be printed out on request. Fast and slow 
repetitive modes are provided. The program has been 
used for teaching and demonstrating CAMAC to students, 
and for module development and testing. 
INTRODUCTION 
When presenting CAMAC to students or people 
not previously familiar with the standard, a means of 
manually generating specific commands has proved 
most instructive. In an earlier issue of the Bulletin a 
hardware implemented Teletype-controlled crate 
controller has been described (1). Because of the 
inherent disadvantages of a hardware solution and 
because in most CAMAC environments there is a 
computer somewhere anyway, the software 
approach has been chosen. The features of the 
program developed are: 
• all addressed and unaddressed commands can be 
generated; 
• normal, repetitive, variable-incrementing and 
data-repetitive input modes; 
• error messages on non-acceptable input; 
• printout to a large extent self-explanatory; 
• fast and slow cyclic repetitive modes; 
• flexibility: absolute, relocatable binary or source 
versions are available, and can be used as sub-
routines called from Basic, etc. 
The program has proved very useful also as a tool 
for module development and testing purposes. 
DESCRIPTION 
COMAC is implemented in extended assembler 
for the Nova computer, and occupies less than 3 k 
words of core memory. The program can be run on 
any Nova type minicomputer connected to a 
CAMAC crate via the SEN 2023 CC crate con-
troller. The standard teletypewriter (ASR 33) is used 
as •input and output device. The program is self-
starting and can be restarted at location 3 after 
power switch-offs for inserting or removing modules 
from crate. 
OPERATION 
Upon loading, COMAC first outputs a brief 
instruction for use, see fig. I. Addressed CAMAC 
commands are input as six decimal integers, varia-
bles being separated by program-supplied dots for 
easier read-out. A non-integer input results in an 
error message. Input variables are checked against 
limits (O~N~23, O~A~l5, O~F~31) and 
an excess results in an error message. When the 
command has been verified as correct, different 
actions are taken depending on the type of command. 
If the input command is found to be a write 
command, COMAC immediately requires that data 
for theW lines be input. For read commands, data 
is output after the CR key has been struck. The 
data representation format is octal. 
Command input modes 
In the normal input mode, addressed commands 
are input as previously described and executed by 
carriage return. Subsequent carriage returns will 
re-execute the last typed correct command. Write 
commands will be re-executed with the same data. 
A partly repetitive mode can be used for write 
commands. Striking the line-feed key will cause the 
last executed write command to wait for data input. 
New data can then be supplied. 
Striking the CR key on a write command data 
request will cause the command to be executed with 
the data last read or written, thus enabling data 
transfers between modules. 
To facilitate module and crate testing routines, 
an incremental command input mode is provided. 
Typing N, A or F causes the corresponding com-
mand variable to be incremented and the updated 
command will be executed by cariage return. Write 
commands incremented in this way will request that 
new data be input. 
Unaddressed commands 
All the single-crate unaddressed commands can be 
generated. Typing Z generates the initialising 
command and C generates a clear operation. The 
inhibit signal can be set, reset and tested by typing 
IS, IR and IT, respectively. By default (after start 
and restart) the inhibit signal is reset. 
Responses 
By typing either X or Q the appropriate response 
can be selected for monitoring. When a command 
receives a logic 'I' response it will be announced 
by a ring on the teletype bell and by a star appearing 
in the command line. By default the X response will 
be monitored. 
Repetitive modes 
Two cyclic repetitive modes are provided. The 
faster, which will repeat at 10kHz the last correct 
addressed command that has been input is entered 
by typing RF and the slower, with a repetition rate 
of 10Hz by typing RS. From both modes return to 
normal mode \\'ill occur on striking any key. 
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TYPE ADDRESSED COMMAND TO FORMAT 
BELOW AND EXECUTE BY CARRIAGE RETURN. 
COMMAND CAN BE REPEATED BY SUBSEQUENT 
CR: S. USE LF IF DATA WILL BE CHANGED. 
fO USE LAST DATA READ OR WRITTEN TYPE 
OR ON W-REQUEST. 
N, A OR F INCREMENTS THE CORRESPONDING 
VARIABLE. 
X OR Q SELECTS RESPONSE MONITORED BY* 
Z AND C GENERATE CORRESPONDING UN-
ADDRESSED COMMANDS. 
IS SETS, TR RESETS AND IT TESTS INHIBIT SIGNAL. 
RS OR FR SETS AND ANY KEY RESETS REPEAT 
MODE. 
L WILL OUTPUT L PATTERN. 
FF.NN.AA DATA 
Q RESPONSE MONITORED 
00.21.22 ARGUMENT OUT OF RANGE 
00.21.02* R: 00000123 
16.03.00 W: 00000123* 
26.03.03* 
L PATTERN: 00000010 
X RESPONSE MONITORED 
16.03.00 W: 00000123* 
A16.03.01 W: 00000123* 
A16.03.02 W: 00000123 
Fig. 1 Example of communication with COMAC. 
User inputs underlined. 
L Pattern 
The L pattern of the crate will be output on typing 
L provided that LAM's are enabled. 
AN EXAMPLE 
A sample printout from a session with COMAC 
is shown in Fig. 1. Inputs from the student are 
underlined. 
With Q response monitored, data is read from a 
word generator at N = 21. The command, first 
erroneously input, is corrected after an error 
message. The data that has been read is then 
transferred to a step moter driver at N = 3. After 
enabling LAM from this module the L-pattern of the 
crate is requested and output. 
The X-response is then selected for monitoring and 
the step motor driver is investigated using the incre-
mental input mode. As A = 2 produces no response 
the module apparently has two registers that can be 
written into, at subadresses A = 0 and A = 1. 
REFERENCE 
1. D. Kollbach, A teletype-controlled CAMAC 
Branch Driver. CAMAC Bulletin 9/74. 
NEWS 
CAMAC APPLICATIONS WORI<ING GROUPS 
ECA INDUSTRIAL WORKING GROUP 
Chairman: K. Hilton, CEC-Elliott Process Automa-
tion Ltd., England. 
The Industrial Working Group met in Brussels in 
June 1975 to examine the response to the Bulletin 
requests for views and comments, replies to the 
letter which had been separately circulated and to 
consider a number of detail topics. 
These were: 
• recommendations for plant termination and 
connections to CAMAC modules 
• recommendations made by the ESONE Analog 
working group 
• consideration of the possibilities of holding 
meetings and Seminars. 
The response to the letter and the Bulletin requests 
was less than had been hoped. There were some 
useful points made by the people and organisations 
who did reply, but the extent of the response was 
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not sufficiently broad to permit any significant 
conclusion to be drawn. 
Methods of connection of CAMAC modules to 
plant were discussed at some length and two lines of 
thought emerged. Broader consideration is neces-
sary before these lines of thought can be turned into 
recommendations. The Working Group would be 
grateful for views and opinions from users in par-
ticular on this point. 
The Group's view on the Analogue Working 
Group's recommendation was that a basis had been 
laid in that document but that for industrial appli-
cations, some specific areas needed to be considered 
and clarified. This will be the subject of further 
discussion. 
The Group thought that there would be value in 
organising meetings or seminars, probably on a one 
or two country basis, rather than on a true European 
basis at which common problems and experiences 
could be exchanged. 
IDEAS AND TECHNIQUES 
SYSTEM APPROACHES TO ANALOGUE MEASUREMENTS 
by 
H. Liebendorfer and C. Manning 
Borer Electronics AG, Solothurn, Switzerland 
Received 8th July 1975 
SUMMARY CAMAC is essentially a digital system 
concept, and therefore digital-analogue converters (DACs) 
are needed to handle analogue outputs, and analogue-
digital converters (ADCs) for analogue inputs. Because 
ADCs are rather complex instruments this paper is intended 
to clarify some questions that may arise. 
PRACTICAL APPROACHES 
ADC's have to be complex principally because 
noise and other interference signals are always 
present at their inputs. Special procedures have to be 
used to ensure that only the wanted signal is 
treated. 
A particularly effective technique is to arrange the 
input circuitry in a differential manner i.e. sym-
metrically about earth and, so far as possible, free of 
it. Measurements down to a few micro-volts can 
be realised if the whole of the analogue circuitry 
is floating free from earth. Connection to the 
CAMAC digital output part of the instrument can 
be made, for example, optically using opto-isolators. 
In addition, the ADC should operate on a dual-
slope principle and integrate incoming signals over 
a period of 20ms (16,66ms for America) which 
eliminates mains pick-up. The addition of one or 
more relay multiplexers which operate in auto-
matic synchronism with the ADC permits up to 
about 30 measurements per second to be made, 
provided that no change of range has to be made 
between one measurement and another. 
Quite different conditions-apply, however, if a 
large number of measurements have to be made in 
a very short period of time. Switch-over times of 
relays in multiplexers and integration time in the 
ADC cannot be tolerated. High sensitivity ADC 
inputs are also not possible, so that the analogue 
signal to be measured should be of the order of 
volts, even if this means prior amplification (pre-
ferably at the signal source). 
A number of high speed ADC's offering a choice 
of resolution are currently available. 
They are ideally suited for jobs where, for example, 
either a large number of values must be measured 







Fig. 1 Single Conversion Sequence. 
constantly varying value must be made for computer 
analysis (especially of transient events). 
Of special interest is the combination of one of the 
fast ADC's with one or more fast multiplexers. 
These instruments are normally so closely matched 
to one another that only the very minimum of time 
is lost between individual measurements. A sample 
and hold circuit in the input of an ADC permits a 




Fig. I shows the basic operation from which it 
can be seen that the various actions follow each 
other logically and consecutively. The cycle can be 
started by a front panel signal or by the command 
F (25) ·A (0) and ends with the read-out command 
F (0) ·A (0). This mode of operation can also be used 
when one or more multiplexers are in use and indivi-
dual channels must be selected under program 
control. 
SEQUENTIAL MEASUREMENT 
An arbitrary number of analogue values can be 
examined sequentially by putting an ADC-multi-
plexer combination into a Scan-mo'de. This mode is 
typically effected by enabling a Scan flip-flop in the 
ADC after which the operation can follow the 







Scan+! Out ---------·-----.. ·--
Fig. 2 Conversion Sequence with an External 
Multiplexer. 
Once the cycle is begun (either by a CAMAC 
command or by an external signal) the operation is 
continuous and automatic without any further 
intervention by the computer. One analogue channel 
after another is selected, the value digitized and the 
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completion of the conversion notified by means of 
a LAM. 'Scan+ 1' signals produced by the ADC 
cause a multiplexer to step from one channel to 
next until it reaches the mu1tiplexer's last channel. 
If a further Multiplexer follows, the 'Scan+ 1' 
signal passes to channel 1 of M u]tiplexer 2 and so 
on until no more channels are left, when a LAM 
is given. The first and last channels in a sequence 
can be chosen by software. 
The computer can use the read command 
F (0) · A(3) for this mode of operation, for example. 
Each word read out needs about 25 ~s plus the time 
taken by the computer for the LAM-handling and 
the read-out cycle. Together, this means normally 
about 70 ~s (depends on software conditions) or 
about 14,000 words or measurements per second. 








Scan-FF is set 
Fig. 3 High Speed Conversion showing how 
Conversion and Channel Switching can be overlapped 
by using Sample and Hold. 
HIGHEST DATA RATE 
The highest data rate is obtained when the sample-
and-hold feature is brought even inore into play. 
Using this feature it is possible for the multiplexer 
to progress to its next channel while the ADC is still 
busy converting a previously obtained value. The 
useful overlapping so obtained can be seen in the 
time diagram, Fig. 3. Full use of the time gained can 
only be effectively realized, however, when the 
ADC has an even shorter conversion time. Such 
super-fast ADC's are available having conversion 
times of as little as 5 ~s (10-bit) or 7 ~s (12-bit). 
The advantages possible will be fully exploited, 
for example, by CERN when the new accelerator 
currently under construction goes into operation. 
Here, the data collected from the many installations 
will be handled in a DMA mode so that every 20J..LS 
a value will be selected, digitized (12-bit) and stored 
in the computer, i.e. 50,000 measurements per 
second. The quantity of data that will come from 
the new system will be so great that no other mode 
of operation would be possible. 
When measurements on a varying analogue value 
or signal are being made it is important that, 
besides obtaining sufficiently accurate absolute 
values, sufficient points should be obtained from 
fast or steep parts to be meaningful. With the 
operation mode described abouve (but without a 
multiplexer) it is possible to obtain up to 20 
measurement points on each cycle of a signal having 
a frequency of 3kHz. The actual number of points 
obtained will, however, be greatly influenced by the 
type and organisation of the computer. 
NEWS 
VIII INTERNATIONAL SYMPOSIUM 
ON NUCLEAR ELECTRONICS 
Dubna- USSR, 24-29 June 1975 
150 participants attended this Symposium, or-
ganized by the Joint Institute for Nuclear Research 
- Dubna- USSR, where 85 papers were presented, 
the majority of which dealing with CAMAC. The 
Vector System, used in Serpukhov, which is a 
metricated adaptation of the CAMAC Standard, due 
to the absence of inch machine tools in USSR, 
was also presented. 
The recent development of CAMAC modules and 
equipments in the Eastern Countries, in the field of 
nuclear research was reviewed and the importance of 
this was demonstrated by the papers presented as 
well as by the small exhibition. 
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Five sessions were held: 
- Modules for analogue and multi-channel 
measurements; 
- Controllers and microprocessors; 
- Visual data presentation and software; 
- Electronic systems and installations for nuclear 
physics research. 
The IML language was presented by M. KUBITZ 
of HMI, Berlin. A noteworthy point of interest is 
that a CAMAC crate is now on display at the 
permanent 'economical' Exhibition Park in Moscow. 
NEW PRODUCTS. 
DATA MODULES 
(1/0 Transfers and Processing) 
Digital Serial Input Modules 
Ref. No. 14.0101 
Display Scaler 
The single-width CAMAC Scaler, Model C-SD-24 
is a presettable binary scaler with decimal readout. 
The scaler operates from D.C. up to 50MHz with 
a fixed dead-time of 20nsec. 
Internally it contains two scalers (24-bit binary 
and 7 1/2 digits BCD) with parallel operation of 
both scalers for all statistical conditions even during 
an overflow of the binary scaler. Readout of the 
binary scaler is via the dataway, with the BCD scaler 
on the front-panel LED display. 
For preset operation, the binary scaler starts 
counting from the preset number whilst the BCD 
scaler starts always from Zero displaying real-time 
· counts. The module may also be used in the preset 
mode as a timer driving other slave scalers (using 
the rear panel inhibit signals). The front panel input 
'GATE' may be used in the preset mode as a timer 
driving other slave scalers (using the rear panel 
inhibit signals). The front-panel input 'GATE' may 
be used in the inhibit or gate mode, controlled 
internally by the control status register via the 
dataway. Both front-panel inputs (SIGNAL and 
GATE) may be operated in the terminated or 
unterminated mode. 
Ref. Wenzel Elektronik 
Ref. No. 14.0102 
Incremental Encoder Input 
The encoder, Model IE, accepts two quadrature 
signals from a position encoder. It determines 
whether the signals are clockwise or counter-clock-
wise and counts them in a 24-bit up-down counter. 
The counter may also be preset to a predetermined 
number and when that number is reached an 
interrupt will be generated. This feature could be 
used both for position selection or as a limit condi-
tion. A gate input is also provided to disable the 
counter input. 
Ref. Joerger Enterprises, Inc. 
Digital Parallel Input Modules 
Ref. No. 14.0103 
Dual Input Register 
The single-width module, type C-IC-48 is for 
processing a maximum of 48 inputs from one or 
more external instruments. The module contains 
two separate 24-bit input registers. The logic level 
for each of the 24 bits can be preselected via internal 
links. 
The data flow timing routin(between the CAMAC 
dataway, the module and external instruments is 
controlled by signals 'Tin and Tout' together with 
'STATUS and COMMAND'. 
The layout is to the BUR 4100e standard, unter-
minated signals are negative. 
Ref. Wenzel Elektronik 
Ref. No. 14.01 04 
Quad 24-Bit Input Register 
This input register, Model QIR, is a four-channel 
input register packaged in a single-width CAMAC 
module. Each channel contains 24 bits. Data may 
be loaded continuously, strobed or single shot. 
This last method ensures that data cannot be lost 
by inhibiting a data update until the previous data 
has been read by the system. Data may also be 
loaded efficiently using a Handshake Mode Made 
up of the strobe input and the acknowledge 
output. Data is clocked into the registers approxi-
mately 2 J-LSec after the leading edge of the strobe so 
that data and the strobe may be transmitted at the 
same time and loaded correctly. When a register is 
clocked it's LAM flip-flop is set and an acknowledge 
signal is generated to indicate that the data has been 
loaded. When that channel's data has been read, the 
LAM-flip-flop is reset and the acknowledge signal 
returns to zero indicating that new data can be 
accepted. To ensure error-free readout of data, the 
clocks are inhibited when the module is being read 
so that the data cannot change. 
Ref. Joerger Enterprises, Inc. 
Ref. No. 14.0105 
Interrupt Request Register 
This module Type 9608, embodies 8 interrupt-
request channels. Each channel comprises a Status 
Buffer register, Status register, Mask register, and 
Request. Status and Mask information can be 
selectively set or cleared and Status, Mask and 
Request can be read via the dataway at the ESONE 
recommended sub-addresses. 
LAM can be enabled or disabled by command. 
The Status Buffer ensures that no input event is lost 
while the module is being addressed. Pulse or level 
inputs are accepted and provision is made for input 
integration if required. 
A front-panel output conveys the L signal for 
connection to further interrupt-request modules. 
The state of the Mask register, L requests and 
Dataway L are displayed by front-panel indicators 
together with a module-addressed indicator. 
Input levels are never lost even during initializa-
tion and, in the event of unsuccessful service routine, 
are re-entered, a major requirement for SAFETY 
INTERLOCKS. 
Level or pulse inputs are not lost during Read and 
Clear operations. 
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'Time Out' option to re-enter current data. This 
can save software generation of Read-Clear delay 
and prevent Status lockout due to software error. 
Full sub-address structure. 
Visual indication of Mask, L requests, and LAM. 
Output LAM to enable cascading of units. 
Ecqnomy to allow grouping of interrupts at 
different priority levels. 
Ref. Nuclear Enterprises, Inc. 
Digital Output Modules 
Ref. No. 14.0106 
Watchdog Timer 
This Timer, Model WT, is a single-width CAMAC 
module. It monitors system activity and generates 
an alarm if there is a system failure. The unit must 
be strobed periodically by a dataway command, 
N.F25.AO. Timing periods can be set to be 100msec, 
1 sec, 10sec or 1 minute. If a strobe does not come 
within the specified period the module will 'time-
out'. At this time it will generate a data way inhibit 
signa], generate an audio alarm and provide a 
contact closure for use externally. Redundancy is 
used extensively to improve the module's reliability. 
Ref. Joerger Enterprises, Inc. 
Ref. No. 14.0107 
Quad 24-Bit Output Register 
This output register, Model QOR, is a four-channel 
output register packaged in a single-width CAMAC 
module. Each channel contains 24 bits. Error-free 
data transfer at maximum speed is provided by the 
use of a handshake mode in conjunction with the 
interrupt line L. Handshake is accomplished by 
generating a 'data ready' signal when that channel's 
register is loaded. In response to this, the output 
device would return a 'busy' signal indicating that it 
acknowledges 'data ready' and is processing the 
information. Upon receipt of the 'busy' signal, 
'data ready' is reset. While the busy line is down, 
that channel will not be able to update and so output 
data stability is insured. If an update command is 
received at this time, it will return a Q = 0 response. 
When the busy line comes up, indicating the device 
is finished with the data, the LAM flip-flop is set. 
If the unit is enabled, it will generate an L signal 
which indicates to the controller that new data can 
be accepted. If the handshake logic is not required, 
then data may be outputed at the maximum CAMAC 
data-rate. An update pulse is also generated to 
indicate when a channel has been overwritten. 
Output polarity selection is available as an 
option. This allows the polarity of the data to be 
inverted by the use of solder links or under program 
control. This is accomplished by allowing bit 24 
(or 16) to select the polarity of the output data. 
Ref. Joerger Enterprises, Inc. 
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Digital 1/0, Peripheral and 
Instrumentation Interfacing Modules 
Ref. No. 14.0108 
X-Y Recorder driver 
This single-width module Type XY2074 is designed 
to drive any graphic recorder from the CAMAC 
data way; however, in its basic form it is immediately 
compatible with the Hewlett Packard 7004 B. 
Several working modes are available, depending 
on the contents of a two-bit control register. 
Mode 0: X-Y point-by-point plot. 
Data is loaded into the X-Y registers 
alternatively. 
Mode 1: Y versus X diagrams, coarse X. 
The load command always puts data into 
the Y-register, increments X by 16 
elementary steps and unblanks the spot. 
Mode 2: Y versus X, fine X. 
Same as mode 1, but the X scale has the 
full 1024 point resolution. Any single-
valued X(Y) functional relationship can 
be represented with full resolution. 
Another control register contains 'pen-down' 
information, and three delay values are provided. 
Ref. SEN Electronique 
Ref. No. 14.0109 
On/Off-Controller 
The Model C-PC-16 On/Off-Controller is a single-
width module capable of controlling 16 external 
devices in an ON-OFF manner. Each channel is 
independent and may be selectively set (ON) or 
reset (OFF) by using two separate commands. For 
each channel there is a 'STATUS' signal. The output 
signal is maintained until the 'STATUS' signal 
confirms that the command has been executed. 
Should a channel fail to respond within one second 
a 'LAM' flag will be set. 
Each channel has five lines allocated to it at the 
front panel connector. These are as follows: ON 
and OFF commands, common return, STATUS 
positive and negative. · 
To avoid ground loop problems the STATUS 
input signals are optically isolated. 
Ref.~Wenzel Elektronik 
Digital Handling and Processing 
Modules 
Ref. No. 14.0110 
Dual TTL Fanout 
This fan-out unit, Model FT, has two channels 
packaged in a single-width CAMAC module. 
Each channel has two 'OR' ed' inputs, four normal 
outputs and one complement output. Output 
polarity may be inverted manually or optionally 
under program control. Outputs may also be individ-
ually enabled under program control. Program-
ming is accomplished by a control register that may 
be selectively set, reset or overwritten, thus offering 
a great degree of flexibility. Each output can sink 
SOmA. lOOrnA sink capability is available as an 
option. 
Ref. Joerger Enterprises, Inc. 
Ref. No.14.0111 
Hex Converters 
These Models CT/N and CN/T are six-channel 
converters in a single-width CAMAC module. 
Two channels have both normal and complement 
outputs, the remaining four having normal outputs 
only. Polarity of all the outputs may be inverted 
either manually, by a toggle switch, or optionally 
under program control. Each channel may also be 
enabled and disabled under program control. This 
is accomplished with a control register that may be 
selectively set, r~set, overwritten, and read out. 
These modules therefore not only convert signals 
but select polarity and gate the signals on or off. 
Model CT/N Hex TTL to NIM Converter 
Model CN/T Hex NIM to TTL Converter 
Ref. Joerger Enterprises, Inc. 
Analogue Modules 
Ref. No.14.0112 
Isolated A/D Converter 
This differential input 12 bit A/D converter, Model 
IADC 2069, is fitted in a double-width standard 
CAMAC module, and is intended for operation with 
high common-mode voltages. For this reason, both 
the converter, which is of the successive approxima-
tions type, and the power supply are completely 
isolated from the rest of the module and CAMAC 
system. The convert instruction can be given by a 
CAMAC dataway command or by an internal 
TTL signal, and a register permits a digital offset 
to be added to the onversion value. 
A connector is fitted on the rear panel which 
provides for a hook-up between the 2069 and the 
SEN Digital Window Discriminator (DWD 2046): 
when operated in this way, unwanted values are 
rejected before they can take up valuable core 
memory, and computer time is saved by the use of 
the DWD's block transfer capability. 
The input amplifiers and the ADC chip are fully 
insulated up to ±400V with respect to chassis and 
logic ground. However, the input signal common 
mode should not exceed ±300V. 
Ref. SEN Electronique 
SYSTEM CONTROL 
(Computer Couplers, 
Controllers and Related 
Equipment) 
Interfaces/Drivers ... and Controllers 
Ref. No. 14.0201 
Branch Highway Controller 
The 20368 Autonomous Branch Highway Controller 
provides an interface between a CTL Modular One 
System and the CAMAC Branch -.Highway and 
allows up to four simultaneous, high speed block 
transfers between CAMAC modules and computer 
store. 
It is a 19-inch rack-mounting unit with interface 
links to the processor and one or two store modules. 
One group of processor commands enables Branch 
Highway transfers to be set up and initiated singly. 
A second group of commands enables an autono-
mous transfer unit (ATU) to be set up to in-
dependently transfer data between a specified data 
buffer in store and the Branch Highway. The ATU 
uses automatic double buffering in store to allow 
large blocks of data to be transferred at high speed 
with minimal system loading. A processor interrupt 
is generated when buffer switching occurs. Transfers 
may be triggered from an external source or allowed 
to free run. Up to four ATU's may be fitted to the 
controller and function independently of each other 
and of the processor interface which may still be 
used to initiate single transfers. 
Ref. CTL (Computer Technology Limited} 
Ref. No. 14.0202 
Single-Crate l/0 Controller 
The Model CA-11-FP provides connects a CAMAC 
crate to a PDP-11 family computer for programme 
controlled I/0 transfers. It consists of a double-
width CAMAC unit and connects directly to the 
PDP-11 UNIBUS via its front panel connector. 
Power for the Controller may be supplied by an 
external power supply, thereby providing for power-
fail detection. On the Controllers' rear panel, a 
DMA connector is mounted to allow connection of 
an optional CA-11-FN Controller for DMA trans-
fers. 
Only six UNIBUS addresses are used by the 
Controller including a NAF register, a LAM register 
and a 24-bit Buffer register. LAM interrupts may be 
controlled using a single or variable vector mode. 
The latter assigns its own interrupt vector address 
for each LAM including priority generation, at 
which the vector addresses are programmable, 
using a vector offset register. During a 24-bit Data 
Transfer, interrupts are automatically inhibited. 
Any number of CA-11-FP Controllers may be 
connected to the UNIBUS. The device address is 
easily selectable by the user through a switch in the 
Controller. 
Ref. Digital Equipment G.M.B.H. 
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Mikroprozessoren bilc;fe'!. bei zahlreichen Steuerfunktionf!n 
interessante Alternat!vlosungen zur Festverdrahtetenlog1k. 
In diesem Beitrag werden Mikroprozessoren und ihre 
Hardware- und So!ftwareprobleme behandelt. 
Resume 
Les microprocesseurs constituent une alternative interes-
sante des /ogiques cablees pour un grand nombre de fonctions de contr6/e-commande. Cet article decrit des 
microprocesseurs et expose les problemes de materiel et de 
/ogiciel qui leur sont lies. 
Riassunto 
I microca/colatori rappresentano un'interessante alternativa 
aile /ogica hardware per molte funzioni di control/a. 
II presente studio descrive i microca/colatori ed i relativi 
problemi di hardware e software. 
Samenvatting 
Microprocessors vormen een interessant alternatief voor 
vee/ hard-wired logische stuurschakelingen. In dit artike/ 
wordt een beschrijving gegeven van deze microprocessors 
en de hard- en software problemen die hiermee verband 
houden. 
Pe3IOMe 
MuKponpoljeccopbl_ JlBil!lJOmc!l uHmepecHou allbmepHamueou 
:JICeCmKOU ;,02UKU 60 MH02UX p03/lW-lHblX c[JyHKlJU!lX ynpae-
/leHUJl. B cmamuu onucaHbl MUKponpolJeccopbl u C6Jl3aT-mbze 
C HUMU npo6/leMbl o6opy006altUJl U npozpaMUp06aHUJl. 
Autonomous crate controller (JCAM 1 0) with Intel 
8080 microprocessor 
P. Gallice and M. Mathis 
Zusammenfassung 
Die autonome Rahmensteuerung JCAM-10 ist fur einen 
Mikroprozessor Intel 8080 entwickelt worden und wird 
mit einem 5k-RAM- und 4k-REPROM-Speicher betrieben. 
Die Datenubertragung zwischen den CAMAC-Modulen 
und dem Speicher ist hinsichtlich software und Durch-fuhrungszeit optimiert. Die JCAM 10 ist ein Mikrocomputer, 
dessen periphere Einheiten aile im Handel erhaltliche 
CAMAC-Module sind. 
Resume 
Le contr61eur de chassis autonome JCAM est com;u 
a partir d'un microprocesseur Intel 8080 associe a une 
memoire vive (RAM) de 5k octets et une memoire REPROM 
de 4k octets. Le transfert des donnees entre /es tiroirs 
CAMAC et Ia memoire est optimalise tant du point de vue 
du /ogiciel que du temps d'execution. Le JCAM 10 est un 
micro-ordinateur dont /es peripheriques sont taus les 
tiroirs CAMAC commercialises. 
Riassunto 
II modulo di control/a autonomo JCAM-1 0 e progettato 
per un microcalco/atore /nte/8080 ed e impiegato con una 
memoria RAM a 5k e REPROM a 4k. I trasferimenti di 
dati fra i moduli CAMAC e Ia memoria sana ottimizzati per 
quanta riguarda il software ed if tempo d'esecuzione. 
L 'JCAM-1 0 e un microcalco/atore che utilizza como peri-feriche tutti i moduli CAMAC esistenti in commercia. 
Samenvatting 
De zelfstandige crate controller JCAM-1 0 bestaat uit een 
INTEL 8080 microprocessor en wordt gebruikt in combi-
natie met een 5k RAM en 4k REPROM geheugen. De 
gegevensoverdracht tussen CAMAC-modules en geheugen 
is zowel uit het oogpunt van de software als van de 
uitvoeringstijd aanzienlijk verbeterd. De JCAM-1 0 is een 
microcomputer waarop aile op de markt zijnde CAMAC-
modules als periterie-apparaten kunnen worden aange-
s/oten. 
Pe310Me 
AemoHOMHblU KOHmpoAAep Kpeuma JCAM-10 pa3pa6omaH c 
MUKponpolJeccopoM Intel 8080 u npuMeHeH BMecme c naM!lmJO 
5 K PAM u 4 K IIPOM. Ilepeoar-ta oaHHblX Me:>tcoy 6AoKaMu 
u naM!lmbJO onmuMU3Upoealla c motJ.KU 3pellUJl npozpaM-
MupoeallUJl u 6peMJl UCnOilllellUJl. JCAM-10 Jmo MUKpo-3BM 
KOmopou nepuifjepuaMU Jl61lJl/OmCJl Bee oocmynllble MOOy/lU 
CAM A C. 
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The MIK-X Autonomous crate controller 
Douglas L. Abbott 
Zusa m menfassu ng 
Die besonderen Eigenschaften der autonomen Rahmen-
steuerung der Standard Engineering Corporation werden 
beschrieben. Es handelt sich um die erste im Handel 
erha/tliche CAMA C -Rahmensteuerung auf Mikroprozes-
sorbasis. 
Resume 
Description des principales caracteristiques du contr61eur 
de chassis autonome MIK-X de Standard Engineering 
Corporation. Ce contr6/eur de chassis CAMAC est /e 
premier contr6/eur a microprocesseur existant sur /e 
march e. 
Riassunto 
Si descrivono le caratteristiche essenziali del modulo di 
control/a autonomo MIK-X prodotto dalla Standard 
Engineering Corporation . Si tratat del prima modulo di 
control/a CAMAC, a microcalco/atore, messo in commercia. 
Samenvatting 
In dit artikel worden de uitstekende eigenschappen van de 
zelfstandige crate controller Ml K -X van Standard Engi-
neering Corporation beschreven. Dit is de eerste CAMAC-
crate-controller met microprocessor die op commerciele 
schaa/ verkrijgbaar is. 
Pe3JOMe 
Onucallble Om/lUI.J.Ume/lbHbte oocmouHcmea a6mOHOMil020 
KOilmpoAAepa Kpeuma MIK-X rfiupMbt Standard Engineering 
Corporation. Oil Jl6/l!lemc!l nep6blM mop2060 oocmynllblM 
KOilmpoA;zepoM 6a3upoeallHblM lla MUKponpolJeccope. 
Auxiliary/Master microprocessor CAMAC crate 
controller 
E. J. Barsotti 
Zusammenfassung 
Diese CAMAC-Einheit auf Mikroprozessorbasis kann als 
Rahmensteuerung oder Hilfssteuerung eingesetzt werden. 
Sie ist fur das serie/le CAMAC-Steuerungssystem des 
Strahlungsweges fur Experimente im Fermilaboratorium fur Anwendungen mit ortlichem Computerbedarf im 
CAMAC-Rahmen entwickelt worden. 
Resume 
Cette unite CAMAC comprenant un microprocesseur peut 
etre utilisee comme contr61eur de chassis au contr61eur 
auxiliaire. £1/e a ete mise au point pour le systeme de con-
tr61e CAMAC serie du faisceau experimental du laboratoire 
Fermi, pour les applications qui requierent l'autonomie 
locale dans les chassis CAMAC. 
Riassunto 
Questa unita CAMAC, basata su un microcalcolatore, puo 
essere impiegata quale modulo di co!]trollo del con-
tenitore o modulo di control/a. ausiliario. E stato sviluppato 
per if sistema di control/a seriate CAMAC della traiettoria 
del fascia sperimentale del Fermilab, per applicazioni che 
richiedono una intelligenza locale nei contenitori CAMAC. 
Samenvatting 
Deze CAMAC crate controller met microprocessor werd 
ontwikkeld voor het bij het Fermilab gebruikte CAMAC-
seriesysteem voor de besturing van experimenten waarbij 
"lokale intelligentie" in de CA MAC -rekken vereist is. 
Pe310Me 
3mom 6AOK CAMAC cooep:>ICQUJUU MUKponpot{eccop MOJICem 
6bzmb ucnollb3oeau KaK KOilmpollAep Kpeuma uAu ecnoMaza-
meAbflblU KoumpoAAep. Oil pa3pa6omau Oll!l noccAeooea-
meAbltoU cucmeMbl CAMAC ynpaB/l!liOUJeu lluueu 3KcnepuMelt-
maAbH02o nytJ.Ka 6 npUMeHellUJlX mpe6yiOUfUX I OKQ/lbHOU 
uumeAAu2ellmuocmu 6 Kpeumax CAMAC. 
CAMOPS- CAMAC modular processor system 
D. Kollbach and V. Schmidt 
Zusammenfassung 
Eine mit Mikroprozessor gesteuerte und durch eine private 
Samme/leitung verbundene Serie von CAMAC-Module ist fur den Einsatz als "intelligente" Hardware entwickelt 
worden. 
Resume 
Un ensemble de tiroirs CAMAC, commande par un micro-
processeur, relie a un bus specialise a ete deve/oppe pour 
etre utilise comme materiel" intelligenr. 
Riassunto 
Una serie di moduli CAMAC, control/ali da un microcal-
colatore e col/egati da una linea omnibus privata e stata 
sviluppato per l'impiego quale hardware "intelligente ". 
Sa menvatti ng 
Een door een microprocessor gestuurde serie CAMAC-
modu_les, verbonden door een afzonderlijke 10-Bus, werd 
ontw1kke/d voor toepassing als "intelligente" hardware. 
Pe3IOMe 
Pa3pa6omaH Ha6op 6AOK06 CAMAC ynpa6/tJ1eMblX MUKpo-
npolJeccopaMu u coeOeHHblX omOellbflblMU tuw-taMU. 0Hu 
ucnollb3yJOmcR KaK uHme/lllUceHmHoe o6opyOo6aHue. 
CMC 8080: A CAMAC crate controller with 
INTEL 8080 microprocessor 
E. Schober! 
Zusammenfassu ng 
Diese "intelligente" CAMAC-Rahmensteuerung umfaBt 
einen Mikroprozessor (INTEL BOBO CPU) sowie einen 
Speicher mit wahlfreiem Zugriff . (RAM) und einen pro 
grammierbaren und UV-/oschbaren Lese-Spreicher 
(PROM). Sie ist mit einer seriellen Schnittstelle ausge-
stattet, mit der sie an einen Fernschreiber oder Minicom-
puter angeschlossen werden kann. 
Resume 
Ce contr6/eur de chassis CAMAC "autonome" est equipe 
d'un microprocesseur (INTEL BOBO CPU) d'une memoire 
vive (RAM) et d'une memoire morte reprogrammable 
effar;able par UV (REPROM). II est equipe d'une interface 
serie grace a laquelle if peut etre relie a une teletype ou a un 
mini-ordinateur. 
Riassunto 
Questa modulo di control/a "intel/igente" CAMAC 
comprende un microcalcolatore (Unita Centrale INTEL 
BOBO) , una RAM (memoria ad accesso casua/e) ed una 
PROM programmabile e cancel/abile a UV. Esso dispone di 
un'interfaccia seriate mediante Ia quale puo essere co/legato 
con una telescrivente o con un minicalcolatore. 
Samenvatting 
Deze "intelligente" CAMAC crate controller bestaat uit een 
microprocessor (INTEL B080 CPU), een Random Access 
Memory (RAM) en een programmeerbaar en uitwisbaar 
Read Only-Memory (PROM). Door midde/ van een serial 
interface kan de controller rechtstreeks aan een teletype 
of minicomputer worden gekoppeld. 
Pe3IOMe 
B 3mOM UHme/l/lU2eHmHOM KOiimpo/luepe Kpeilma uaxooumc.fl 
MUKponpolJeccop Intel 8080, onepamUBiible naMRmu PAM u 
npozpaMMUpo6aHHbte naMRmu IIPO M c6pacbteaeMbze yllb-
mparfiuoAemoM. Ou cua6Jtcen nocc -eooeame/lbliOM unmep-
rfieucoM 011!1 meAemauna u/lu Munu-3BM. 
Fast autonomous crate controller 
I. Bals, M. Caprini, B. Goran 
Zusammenfassung 
Diese CAMAC-Rahmensteuerung umfaBt einen aus SSI-
und MSI-Komponenten gebauten Prozessor. Sie ist fiir 
kleine Einrahmensysteme bestimmt, fiir die ein Rechner zu 
teuer und ein LSI-Mikroprozessor zu Iangsam ware. 
Resume 
Ce contr61eur de chassis CAMA C est equipe d' un processeur 
construit a partir de composants SSI et MSI. II est destine a 
de petits systemes monochassis dans /esque/s un ordina-
teur serait trap onereux et un microprocesseur LSI trap lent. 
Riassunto 
Questa modulo di control/a CAMAC contiene un calco-
latore costituito da componenti SSI ed MSI. E previsto per 
picco/i sistemi monocontenitore, peri quali un ca/colatore 
sarebbe troppo caro ed un microca/colatore LSI troppo 
Iento. 
Samenvatting 
Deze CAMAC crate controller bevat een processor be-
staande uit SSI en MSI componenten en is bestemd voor 
kleine single-crate systemen waarbij het gebruik van een 
computer te duur is en een LSI-microprocessor een te 
geringe snelheid heeft. 
Pe3l0Me 
3mom KOHmpO!l!lep Kpeuma CAMAC cooepJICUm npO/.Ieccop 
nocmpoeH U3 unmezpallbHbzx cxeM Ma!lou u cpeoneu cmenenu 
unmezpalJuu. On npeOHa3Ha'4eH 0!1!1 ne6o3blUUX orJno-Kpeu-
MHblX cucmeM, zoe 3BM .fl6/l.flemc.fl C/lUlUKOM OopocUM 
ycmpoucmeoM, a MUKponpolJeccop 6o!lblUOU cmenenu UHme-
zpalJUU MeO/leHHbiM. 
A fast data acquisition path based on a CAMAC 
memory system 
R. Klesse and A. Axmann 
Zusammenfassung 
Mit diesem Dat?,nerfassungssystem auf CAMAC-Basis 
konnen hohe Ubertragungsgeschwindigkeiten bis zu 
500kHz verarbeitet werden; es entspricht auch der 
anforderung einer "on-line" -Datenverdichtung. Die An-
wendung einer neuen MOS-T echnologie ermoglicht den 
einsatz eines Speichers fiir 4k x 16-bit- Worter in einem 
Modu/ (Brete: eine Einheit) in einer verniinftigen Preislage. 
Die "on-line" -Datenverdichtung beschrankt die fiir die 
Mehrkana/analyse erforderliche Speicherkapazitat auf ein 
Minimum. 
Resume 
Les taux eleves de donnees - jusqu'a 500kHz - sont 
traites par ce systeme d'acquisition CAMAC, qui repond en 
outre a un besoin de reduction des donnees en ligne. 
Une memoire de 4k x 16 bit, utilisant Ia nouvelle technologie 
MOS, a ete realisee dans un tiroir une unite pour un prix 
raisonnable. La reduction des donnees en ligne permet de 
diminuer le volume de me moire necessaire a /'analyse 
multi-canal. 
Riassunto 
Questa sistema per /'acquisizione di dati basato sui CAMAC 
tratta dati a frequenze elevate (fino a 500 kHz) e soddisfa 
inoltre aile esigenze della riduzione dei dati in linea. 
lmpiegando Ia nuova tecnologia MOS si e riusciti ad in-
trodurre una memoria da 4k parole da 16 bit in un modulo 
di /arghezza unitaria e di prezzo ragionevole. La riduzione 
dei dati in linea riduce a/ minima lo spazio di memoria 
necessaria per un' analisi multicanale. 
Samenvatting 
Met dit uit CAMAC-modules bestaande data-acquisitie-
systeem zijn hoge transfersnelheden tot 500 kHz moge/ijk. 
Het systeem zorgt bovendien voor on-line gegevens-
reductie. Door toepassing van nieuwe MOS-technieken is 
in een 1/25 CAMAC-modu/e een rede/ijk goedkoop 
geheugen van 4k x 16-bit woorden opgebouwd. 
Pe3IOMe 
5ollbtuue cKopocmu nepeOa'4u OaHHblX nopROKa 500 kHz 
oocmuzaJOmcR 6 onucbz6aeMou cucmeMe c6opa oanHblX u 
peOYKIJUU OH-/laun. Jfcno/lb3YJ1 mexnoll02UJO MOC no/ly'4a!Om 
6 6 /i oKe 00UH0'4HOU lUUpUiibl J6-pa3p.fl01lyJO naMJlmb 4 K no 
pa3yMnou IJeHe. IlpeOeapume/lbHaR o6pa6omKa yMeHbtuaem 
o6eM naMRmu e MHozo-KaHallbHOM ana/lu3e. 
CAMAC link between two PDP-8 computers 
Pierre Daujat 
Zusammenfassung 
Eine CAMAC-Verbindung zwischen einem PDP-BE und 
PDP-BI Rechner wird beschrieben. Die Verbindung 
besteht hauptsachlich aus Standard-CAMAC-Modulen; 
sie kann an die besonderen Anforderungen von "on -line"-
Messungen und von photonuklearen Experimenten ange-
paBt werden. 
Resume 
Description d'un systeme d'intercommunication entre un 
PDP-BE et un PDP-BI. Ce systeme est constitue essen-
tiellement de tiroirs CAMAC normalises; il peut etre 
adapte aux besoins particuliers des mesures en ligne et 
au contr6/e des experiences photonucteaires. 
Riassunto 
E descritto un cana/e di col!egamento CAMAC fra un 
PDP-BE ed un PCP-BI. II collegamento consiste princi-
palmente di moduli stantard CAMAC et e adattabi/e aile 
esigenze particolari delle misure in linea e del control/a 
degli esperimenti fotonucleari. 
Samenvatting 
Beschreven wordt een CAMAC-datatransmissieverbinding 
tussen een PDP-BE en een PDP-BI. Deze verbinding be-
staat hoofdzakelijk uit standaard CAMAC-modules en kan 
worden aangepast aan de specifieke eisen die worden 




Onuca11a C6!l3b MeJscoy KOMnymepaMu IIJ(II-8 E u IIJ(II-BH. 
B 6o!lbutou ttacmu ona cocma6/leHa U3 611oK06 CAMAC u 
npucnoco611ena K np!lMblM U3MepeHU!lM u ynpa6AeHU!lM 
(/jomo-!lOepnblM 3KcnepuMenmoM. 
A differential discriminator in CAMAC 
D. Kollbach and H.-U. Nachbar 
Zusammenfassu ng 
Diesen CAMAC-Modul selektiert die Amplituden analoger 
Eingabesignale von 0 bis - Tv oder von 0 bis + 5 vwahlweise 
differentiele oder integral (2 tach) und erzeugt Standard-
NIM-Ausgabeimpu/se von -T6mA. Die Betriebsarten, 
Schwellenwerte und andere Einzelheiten werden mittels 
CAMAC-Befehlen gewahlt. 
Resume 
Ce tiroir CAMAC effectue Ia discrimination en amplitude 
des signaux d'entree analogiques jusqu'a -Tv ou +5v, 
en mode differentie/. ou en mode double integration; if emet 
des impulsions de sortie NIM de -T6mA. Les modes 
operatoires, les seuils et les autres caracteristiques sont 
choisis par des commandes CAMAC. 
Riassunto 
II presente modulo CAMAC discrimina le ampiezze dei 
segnali analogici d'ingresso, fino a -Tv e +5v in modo 
differenziale o integrate doppio, e genera impulsi d'uscita 
standard NIM da -T6mA. I modt di funzionamento, /e 
soglie e le altre caratteristiche sono selezionati da comandi 
CAMAC. 
Samenvatting 
Dit CAMAC-modu/e discrimineert de amplituden van 
ana/age ingangssignalen (-Tv of +5v) en genereert 
standaard NIM uitgangspulsen van -T6mA. Met behu/p 
van CAMAC-opdrachten worden werkwijze, drempels en 
andere functies gekozen. 
Pe3IOMe 
3mom 6AOK CAMAC oucKpUMunupyem aMnAumyObl ana.r.o-
206blX 6X00HblX CU211G/l06 Oo -1 v U/lU + 5 v AU6o 6 ou(/j(/je-
pelllJUa/lbHOM AU6o 060UHOM UHmecpallbHOM peJICUMe U 
zeHepupyem cmaHOapmHble, 16 mA uMnyllbCbl NIM. PeJICUMbl 
pa6ombz, nopozu u opyzue c6oucm6a Bbz6epaemc!l KOMMaH-
OaMu CAMAC. 
A Branch Highway driver for the PDP-11computer 
B. Bricaud, J. Durruty, J. C. Faivre, J. Pain 
Zusammenfassung 
Der in diesem Beitrag beschriebene CAMAC-Branch-
Highway- Treiber steuert bis zu sieben Rahmen und 
ubertragt die Daten uber den UNIBUS auf einen PDPTT 
Rechner. Fur einen T6-bit-CAMAC-Operation ist nur ein 
Computerbefehl notwendig. 
Resume 
La commande d'interconnexion de branche CAMAC 
decrite dans cet article permet de controler jusqu'a sept 
chassis; elle transfere les donnees par l'intermediaire de 
/'UNIBUS d'un ordinateur PDP-11. Une operation CAMAC 
T6 bits ne necessite qu' une seule instruction machine. 
Riassunto 
L'elemento di comando del ramo principale CAMAC, 
descritto net presente studio, control/a fino a sette conteni-
tori e trasferisce dati attraverso /'UNIBUS di un calcolat'ore 
PDP-11. Per un' operazione CAMA C da T6 bit basta 
una sola istruzione del calcolatore. 
Samenvatting 
De beschreven CAMAC branch highway driver is ontwor-
pen voor het besturen van ten hoogste 7 rekken en voor het 
overbrengen van gegevens via de UNIBUS van een 
PDP-TT computer. Met een enkele computeropdracht kan 
een CAMAC-bewerking van T6 bit worden uitgevoerd. 
Pe3IOMe 
KoHmpoAAep eemau CAMAC ynpae.1Rem oo 7 Kpeumoe u 
nepeoaem OaHHble no MazucmpaAU UNIBUS KOMnymepa 
IIJ(II-11. /(All o011ou 16 pa3pROHoii onepalJUU CAMAC 
Hy:»cHa mO/lbKO oOHa KOMMaHOa 3BM. 
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Ein Nova-Assembler-Programm ermoglicht die Eingabe von 
CAMAC-Befehlen durch einen Fernschreiber. Das Look 
at me Munster kann auf Verlangen ausgedruckt werden. 
Schnelle und langsame wiederholbare Betriebsarten sind 
moglich. Das Programm ist fur den Unterricht und fur die 
Demonstration des CAMAC Standards, sowie fur die 
Entwicklung und das Testen von Modulen angewandt 
worden. 
Resume 
Un programme en langage assembleur NOVA permet 
d'introduire les commandes CAMAC a partir d'une teletype. 
La configuration des L peut etre imprimees sur demande. 
Des modes repetitifs rapides et Ients sont prevus. Le pro-
gramme est utilise pour l'enseignement et Ia demonstration 
de CAMAC aux etudiants, ainsi que pour le developpement 
et le contr6/e des tiroirs. 
Riassunto 
Un programma redatto nellinguaggio assemblatore NOVA 
permette l'ingressodei comandi CAMAC da una telescri-
vente. La configurazione dei LAM puo essere stampata su 
richiesta. Sana disponibili modi ripetitivi veloci e lenti. 
II programma e stato impiegato per insegnare e dimostrare if 
CAMAC a studenti, nonche per applicazioni e prove dei 
moduli. 
Samenvatting 
Dit pro{framma, dat in Nova assemblertaal is geschreven, 
maakt het mogelijk CAMAC-opdrachten via een teletype 
in te voeren. Het L-patroon kan desgewenst worden afge-
drukt en zowe/ snel/e als trage herha/ing van de opdrachten 
is mogelijk. Doe/ van het programma is het demonstreren 
van CAMAC aan studenten, alsmede het ontwikkelen en 
testen van modulen. 
Pe3IOMe 
IlpozpaMMa a acceM6Aepe Nova no3eaA!lem npuHuMamb 
KOMMaHObz CAMAC u3 me11emauna. C11o6o L-cuzHaAoe 
MO:»cem 6bzmb omnettamaHo no mpe6oeaHUIO. IlpeOycMom-
peHbl 6blCmpblU U MeOAeHHblU peJICUMbl pa6ombl. JlpozpaMMa 
6bzAa npuMeHeHa OA!l o6ytteHU!l u noKa3a CAMAC - a 
cmyOeHmaM u 0/l!l pa3pa6omKu u npoeepKu MoOyAeu. 
System approaches to analogue measurements 
H. Liebendorfer and C. Manning 
Zusammenfassung 
CAMAC beruht im wesentlichen auf einer digitalen System-
konzeption, weshalb Digitai-Analog-Umsetzer (DACs) 
zur Behahdlung von Ana/og-Ausgabedaten und Analo{f-
Digitai-Umsetzer (ADCs) fur die Analog-Eingabedaten 
notwendig sind. ADCs sind ziemlich komplexe Anlagen, 
und dieser Beitrag sol/ zur Klarung einiger anstehender 
Fragen dienen. 
Resume 
CAMAC est un systeme de conception essentiellement 
numerique; c' est pourquoi, il necessite des conveitisseurs 
numerique-analogique (DAC) pour le traitement des 
sorties ana/ogiques, et des convertisseurs analogique-
numerique (ADC) pour les entrees analogiques. Les con-
vertisseurs ADC etant des instruments d'une relative 
complexite, cet article tente d' ec/aircir les problemes 
susceptibles de se poser. 
Riassunto 
II CAMAC e sostanzialmente un sistema digitate, per il 
qua/e occorrono convertitori digitali-analogici (DAC) 
per trattare uscite analogiche, e convertitori analogico-
digitali (ADC) per trattare ingressi analogici. Data Ia 
complessita deg/i ADC, il presente studio si propane di 
spiegare a/cuni problemi che potrebbero presentarsi. 
Samenvatting 
CAMAC is in wezen een digitaal systeem. Voor de behan-
deling van analoge uitvoergegevens zijn bijgevolg digitaal-
analoog-omzetters en voor analoge invoergegevens 
analoog-digitaal-omzetters vereist. Daar deze laatste 
nogal ingewikkelde instrumenten zijn, wordt in dit artikel 
getracht een aantal problemen op te lassen die in dit 
verband kunnen rijzen. 
Pe3IOMe 
TaK KaK CAMAC !l6A!lemc!llJU(/jpoeou cucmeMou mpe6y10mcfl 
Al.{II OJ/.fl altall0206blX exoooe u l.{AII OAR aHaA0206blX 
6blX0006. B cmamuu no!lcHeHbl HeKomopbze eonpocbl C6!l3aHble 
c Al.{A-Mu, Komopbze Jl6/lfl/Omc!l C/lOJICHblMU npu6opaMu. 
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HARDWARE 
This guide consists of a list of CAMAC equipment 
which is believed to be offered for sale by manu-
facturers in Europe and the USA. The information 
has been compiled by CERN-NP-Electronics and 
is mainly based on information communicated by 
manufacturers and available up to the 20th Septem-
ber 1975. 
Every effort has been made to ensure the com-
pleteness and accuracy of the list, and it is hoped 
that most products and manufacturers have been 
included. Inclusion in this list does not necessarily 
indicate that products are fuiiy compatible with the 
CAMAC specifications nor that they are recom-
mended or approved by the ESONE Committee. 
Similarly, omission from this list does not indicate 
disapproval by the ESONE Committee. 
. 
Reader service 
Readers are advised to use the Reader service 
enquiry card, inserted in this Bulletin, if you 
wish to obtain more information on CAMAC 
Products, and to be on the· manufacturers 
mailing list. 
Remarks on some columns in the Index of Products 
Column 
NC - N is new, Cis corrected entry. 
WIDTH- 1 to 25, indicates module width or-for 
NPR 
crates-the number of stations 'available. 
- 0 indicates unknown width or format. 
- Blank, the width has no meaning. 
- NA indicates other format, normally a 
19 inch rack mounted chassis. 
-Number in brackets is issue number of 
the Bulletin in which the item was or is 
described in the New Products section. 
DELIV - Date on which item became or will 
become available. 
REF No - Reader service reference number. 
CLASSIFICATION GROUPS 
code page 
1 DATA MODULES {1/0 Transfers and 
Processing) 
, 11 Digital Serial Input Modules (Scalers, 
Time Interval and Bi-directional Counters, 
Serial Coded etc.) . . . . . . . . . . . Ill 
12 Digital Parallel Input Modules (Storing and 
Non-Storing Registers, Caine. Latch, LAM, 
Status etc.) · . . . . . . . . . . . . . V 
13 Digital Output Modules (Serial: Clocks, 
Timers, Pulse Generators, Parallel: TTL Output, 
Drivers) . . . . . . . . . . . . . . . 
14 Digital l/0, Peripheral and Instrumen-
tation Interfacing Modules (Serial and 
Parallel l/0 Regs, Printer-, Tape-, DVM-, 
Plotter- and Analyser Interfaces, St~p-Motor 
Drivers, Supply CTR, Displays). . . . . . 
15 Digital Handling and Processing Modules 
(and/or/not Gates, Fan-Outs, Digital Level and 
Code Converters, Buffers, Delays, Arithm. 
Processors etc.) . . . . . . . . . . . . 
16 Analogue Modules (ADC, DAC, Multi-




nators etc.). . . . . . . . . . . . . . XVI 
17 Other Digital and/or Analogue Modules 
(Mixed Analogue and Digital, Not Dataway 
Connected etc.) . . . . . . . . XX 
2 SYSTEM CONTROL (Computer Couplers, 
Controllers and Related Equipment) 
21 Interfaces/Drivers and Controllers (Par-
allel Mode for 4600 Branch and Other Multi-
II 
code page 
Crate Bus, Single-Crate Systems, Autonomous 
Systems) . . . . . . . . . . . . . . XXI 
22 Interfaces/Controllers/Drivers for Serial 
Highway . . . . . . . . . . . . . . XXIV 
23 Units Related to 4600 Branch or Other 
Parallel Mode Control/Data Highway 
{Crate Controllers, Terminations, LAM Graders, 
Branch/Bus extenders) XXIV 
3 TEST EQUIPMENT 
31 System Related Test Gear . 
32 Branch Related Testers/Controllers and 
Displays 
33 Dataway Related Testers and Displays 
34 Module Related Test Gear (Module Ex-
tenders) . 
37 Other Test Gear for CAMAC Equipment 
4 CRATES, SUPPLIES, COMPONENTS, 
ACCESSORIES 
41 Crates and Related Components/ Acces-






Supply, Blank Crates, Crate Ventilation Gear) XXVIII 
42 Supplies and Related Components/ Ac-
cessories (Single- and Multi-Crate Supplies, 
Bla'nk Supply Chassis, Control Panels, Supply 
Ventilation) XXX 
43 Recommended or Standard Components/ 
Accessories (Branch Cables, Connectors etc., 
Dataway Connectors, Boards etc., Blank 
Modules, Other Stnd Components) XXXI 
INDEX OF PRODUCTS 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
1 DATA MODULES - 1/0 TRANSFERS AND PROCESSING 
11 Digital Serial Input Modules- Scalers, Time Interval 
and Bi-directional Counters, Serial Coded etc. 
111 Simple Serial Binary Registers 
N 24 ijJT SCAL~~ (15~~Z) 
1X24 HIT BINARY ~LJNO SCALlR (20MHL NlM 
OR 10MI'1Z TTL I/P,lXT lN!-,lBlT lN,UV~ 0/f') 
MJNlSCALtR (2X168!T,JOMHZ,Slf'A~Ail GATES 
AND EXTERNAL RESfT,NlM LEVfLS) 
MlNl~CALER (2X16HIT 1 30MHZ,StPA~AIE GATtS 
AND tXTtRNAL RtSET,NlM LEVfLS) . 
MlNlSCALtR(2X16~JT,JO~HZ,Stf'ARATt GATES 
AND tXT RtSET,NIM LlvELS) 
DUAL SCALtR (2X16HIT, 50HHL) 
DUAL 150 MHZ 16 HIT SCALER (UNt ~0 UMMS, 
UNt UNTtRMlNATtO NI~ INPUT PtR SCALtR) 
DUAL SCALtR (2X16BIT, IOOM1'1Z) 
OUAL SCALtR (2X16HIT, 150MHZ) 
DUAL SCALER (2X16BIT, 200MHZ) 
DUAL 24 SIT BINARY SCALER 
(!~MHZ, NlM UR TTL INPUTS) 
N QUAO SCALtR (4XI2 UR 2X24 BIT, 1~M1'1l) 
DOUBLE SCALER (24/16HIT 1 50MHZ,2 1/P & 
J GAlt MUOES,INH1BlT 1 PI•OVE~FLU~) 
StLtCTABLt,~OMHZ,CUMMON GATE,NlM LEVELS) 
~UUR•FOLO CAMAC SCALER (4X16BlT,40MHL, 
ONE ~0 UHM$ 1 0NE Hl•Z NIH 1/P PER SCALER) 
TlMt OlGITIZER(4X16BlT,CLUCK RATt 
70/85MHZ 1 WITH CENTE~ FINDING LU~ICl 
TIME DlGITILER (4X16BIT,CLUCK ~All 
70/8~MRL,N1M LEVlLS) 
YUAO SCALER (4X16BlT 1 50MHZ) 
SERIAL REGISTER (4X16BIT 1 2XJ2BIT SELECT• 
A8Ltii00MHZ 1 COMMUN GATE,NJM LEVE~S) 
,OUR•FOLD StALER(4X16BlT 1 2XJ2~1T SELECT• 
· AS~t,100MHZ,COHMUN GAT~,NlM ~EVELS) 
QUAD SCALER (4.1&BIT, 150MHZ) 
QUAD SCA~ER (4X24BlT, ~OHHZ, DATA~AY 
AND/UR E•T fAST INHIBIT, NIH L~VtLSl 
N SCA~tR.TlHER (4X24BlT, lNT 0 IMHL C~YSTAL 
OSCILLATOR, RESOLUTION IOMHZ) 
YUAD COUNTING ~tG!STER(4X24b1T 1 N1M INPUT 
TTL INHIBIT IN 1 TTL CARRY AND UVf OUT) 
CAM 2,01 
J HI 10 
1002 
002 
c I 04 
D:> 050 
2S 2024/lb 
OS I 00 
OS 1!i0 
OS 200 
F HC I J I J 
CAM 2,00! 
C•DS.,24 















ST NO tNGINEtRING 
112 14 1 100 I 
Ill 14. 10 02 
/b'il 14,1003 
14, I 004 
171 14,100b 
//J 14,1006 
170 14 ,I 0U7 
I I J 14,1006 
//4 14,100~ 
//1, 14 el 0 I 0 
172 14 ,I 0 II 
112 14, I 0 I i! 
//2 14,1013 
110 14a10i!2 
//2 14 1 I 02J 
172 ( 4J 14a10i!4 
/fJ 14,102~ 
I !I 14,1026 
II 0 14,100!7 
14,1026 
//4 14,!029 
( 7) 14 1 1 OJO 
14 ,I OJ 1 
/71 14,10J2 
Ill 
NC DESIGNATION & SHORT DATA 
SCALE~ (4X24BIT, 50MHZ) 
QUAO SCALlR (4X24~!T,I50/!25HHl 1 UATA~AY 
AND/U~ ~XT FAST !NHlb!T,Nl~ LlVlLS) 
QUAO SCA~lR (4X24~1T, 20QMHZ, UATA~AY 
AND/UR EXT FAST lNHI~tT, NIH L~VtLS) 
QUAO SCALlR (4X24BIT 1 1~5HHl 1 INTlRNUPT 
STRUCTURl, INDIVIDUAL INHibiT INPUTS) 
UUAO SCA~lR (4X24~IT, 200~Hl 1 INTtNNUPT 
STRUCTURl, INDIVIDUAL iNHIBIT iNPUTS) 
~UAO IOOMHZ SCALlR (4X24B!T,O!SCH LEV~L 
•O,bV,TlMl•!NTtRVAL APPL,NlM lNHlU 1/P) 
QUAD !00 MHZ SCALtR(4X!6/24BIT 1 •0 1 bV 1/P 
THRESHOLD 1 C0MM0N tXT FAST lNHibiT,NIM) 
QUAD SCALER (4X24BIT, 300MHZ, l•SlGMlNT 
DISPLAY/SCALER, Uv~ biVlS LAM) 
QUAO SCALlR (4X24BlT OR 2X4~BIT,100MHZ, 
OVF GlVlS LAM, COMHON INHIBIT GATE) 
T iMt DIG! T IlU< 
(6 CHANNtLS 1 16 BITS, 100 MHZ CLUCK ~ATE) 
12•CHANNlL IOOHHl SCALlR (16biT,•0 1 5V 
I/P THR, FAST CLlAR, CASCADABLl, LAM) 
12•CHANNEL 16 BIT SCALER (CERN SPS21J5) 
HEX TTL/NIH 50 MHZ SCALER 
HEX COUNTING RlGISTEN (6X24BlT 1 IOOMHZ 
NlM & TTL LEVELS, TTL CARRY UVF, BIN) 
HEX NIH 100 MHZ SCALtR 
12•CHANNlL 100 MHZ SCALlR(12X24B1T 0 •0,5V 











112 Simple Serial Decade Registers 
1X6 BCD D~CAD~ SCALE~ 
(30 MHL, BUILT•IN DISPLAY) 
DUAL 24 BIT BCD SCALI:.R 
(!~MHZ, NIM OR TTL INPUTS) 
2X6 BCD DECADE SCALEH • 100 MHZ 
wiTH REMOTE DISPLAY 
QUAD ~CD SCALER (4Xb OlCADlS,JOMHl) 
HEX COUNTING RlGlST~R (6X24~IT 1 100MHZ 
NlM & TTL LEVELS, TTL CARRY UVf 1 ~CD) 
J EA 20 
FHC I J II 
J EA I 0 
9021 
J21 
113 Preset Serial Binary Registers 
PRlSlT COUNTING R~GISTER (16BlT 1 10MHZ 1 
NIM/TTL IIP,TTL lNHlB + U/P,OATA~AY SET) 
7 OJ9•1 
N PRI:.SlT SCALER (24BITJ 
SCALlR 50 MHL (12/16/18/24BlT 1 PRlStT 
WITH OV~ LlNl,CONSTANT OEADTIMEJ 
PRI:.SET SCAL~R{24/16BIT 1 50MHZ 1 DATAw, SET, 
BUf~lR 1 2 l/P & 3 GAT~ MOOES,INHlB,OVFLO) 
BlN,PRlSET SCALER/BCD·DlSPLAY(24tllT/BDlC 
50MMl,QATAwAY SET,2I/P&GATE M0DfS,lNHIB) 
DUAL PRlSlT COUNTING REGISTER(Io~IT ~IN) 
DUAL PRlSET COUNTER/TIH~R (2XIb/248lT, 
40MHl MIN, SELf RfL,OADABLE) 
2X24 BIT PRtSlT SCALI:.R (IOOMHZ CUUNTING) 
PRI:.StT QUAD BINARY COUNTER (4X24BlT, 
7b MHZ, NlM & TTL LE~ELS 1 TTL CAN~Y UV~) 
(SAME BUT bO MHZ) 
2204 
IOOb 
J lP 30 
310 
JbO 
114 Preset Serial Decade Registers 
IV 
REAL TIMI:. CLUCK (3 1 8 USlC TO 18,2 HRS, 
PRlSI:.T•TlHE AND PRI:.SI:.T•C UUNT MUOlS) 
24B1T tlCD PRlSI:.T•SCAL[R (12MHZ, NIH 
OR TTL INPUTS,MANUAL OR DATA~AY ~RESfT) 
24~1T BCD PRtStT•SCALI:.R (!2M~Z, NlM 
U~ TTL INPUTS,OATAwAY PRtSlT) 
RTC 2014 













NUCL 1 ENTI:.R~HIStS 
HYT tC 
Slt,.lr.S 
81 ~A SYSTlMS 
HYTI:.C 
F~IlSll<.t:. 










































14 1 I OJJ 
14,10J4 
14,10Jb 
14 1 I OJl 
l4,10J9 
14,1040 
14 ,I 041 
14,1042 
14 1 1 ObI 
14,1063 
14 1 1 Ob5 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. 
b BCU DtCAOE SCALER (MAN UAL A~D UATAwAV J U' 20 SCMI,.UM!ltRLtt>< I 11 
PRESU,I MHZ, START/ST UP OU TPUT) 
PREst T SCAl.t:.R (20MHZ 1 8D~CA D f ~CD,7 StGM PSR O!i01 GtC•tLLl UI T 112 
l.ED lN OICATE.S CU NTt NTS A~D P R ~S~ I NU ) 
PRUit:.T SCAL~R(tOMHl,H DfCADE ~CD,OISPl,AY c 1 OJ Rl) l Ill 
OF 2 S!GNlF N UM~tRS+tXP,HAN PRtStT, NlM) 
DUAL PR~S~T CUUNTING R~GISTtR(4 DE.tADf~) 2?04 1:11 >I A SYSitMS /1j 
PRESt T !.WAD DECADt CUUN HR (4XO D!:.CAD!:.S, j 11 HYT tC 1/J 
75 MHZ, NIH & TTL. LE.V~LS, TTL CA><RY uv•J 
(SAM~ ~UT 50 MHZ) jot 174 
117 Other Digital Serial Input Modules (Bi-Directional Sequential, Shift Types) 
N INCRtMENTAL. tNCDDER INPUT (ACCEPTS 
QUADRATURI:. INPUTS, 24 ~ITS) 
UP/OU~N PRESETTA!lLt COUNTtR(24Bll,tOMHl, 
GATE AND PULSE ~URST OuTPUTS) 
UP/DO~N PRESETTABL.E COUNTER(o BCU DIGITS 
IOHHZ, MANUAL. AND DATA~AY PRtSET) 
QUAD PRtSE.TTABl.E UP•DO~N COUNTER 
DUAL INCREMENTAl. POSITIO N !:.NCOOE>~ (2X20 
BIT X•Y DIGITIZATION BY U P•DO~N COUNTER) 
N TOGGLING SCALER/TIMtR (CONTINUOUS 
COUNTING ~ITH NO CHANGfOV~R L.USS) 
IE J U U<Gt.>~ 
52 JUt~Gt>< 
J Ut><GU< 
Jb40 K 1(\jt T l(; SYSHMS 
2lPE 2019 
0 311 
12 Digital Parallel Input Modules- Storing 
and Non-storing Registers, Caine. Latch, Lam, Status etc. 
121 Non-Storing Registers (Gates) 
PARA~LEL. INPUT GAT~ (CER~ SPS213J,lbBlll 
ISOLATED INPUT GATE(16BIT 1 VlRSIO~ AGJ02D 
~OR 12,24 OR 48V 1 AGJ02A rOR ll~VAC) 
INPUT GATE (16BIT 1 CONTACT CLOSURE) 
INPUT GATE (16BIT) 
INPUT GATt (24BIT, SUURCE SELeCTION ~y 
68~T OUTPUT, DATtWAY GeN STROBl OUT) 
INPUT GATE 24•BlT 
N PARA~LEL INPUT GATE (24BITJ 
PARALLEL INPUT GATE (22BIT STATl~ DATA, 
500 NSEC INTEGRATION,STROBE SETS LoTTL) 
PARAI.LEL. INPUT GATe (24 BlTJ 
INPUT GATE (24BIT) 
24•BIT ISOLATED INPU T GATE 
STATIC DIGITAL INPUT (2Xl~BIT, TTL) 
DUA~ INPUT GATt (16BITJ 
DUA~ PARA~l.EL. STROBED IN~UT GAT~t2X24BIT 
HANDSHAKE MODE TRANS~ER TO OATA~AY,TTL) 
DUA~ PARAL.l.E~ INPUT GA~E (2X24!lii,hUN• 
lNTE~LUCK CONTROL TRANS~ TU OATAwAY,TTL) 
INPUT GATE DUAL 24 BIT 
INPUT GATE (2X24BIT STATIC DATA,J~TtGR 
FOR !UStC,TTL. LEV~L5 1 2XJ7•WAY I/P LUN N) 
INPUT GATE (2X24~IT STATIC DATA,!NTtGR 
~OR IOUSEC,TTL LEVEL.S,2XJ7•~AY liP CUNN) 
(SAM~, INTEGRATION FUR ':JMSEC J 
DUAL 24 BIT PARALLEL INPUT GATE 
(WITH L~D DISPLAY OPTION) 
PARALLtL INPUT GATE (jX16!l!T INPUT FROM 
ISOLATING CONTACTS) 
JXlb•BIT INPUT GAT[ 
(INPUTS ISOLATED BY UPTU•COUPLt~S) 
DIGITAL INPUT REGISTlR ~ITH UPTU CUUPLER 
(4X8BIT PARALLEL INPUT GATES,~ITH L) 













1 Oo I 
lOoJ 
JUH.,AY 
NUCL 1 ENT~~PRlSES 



























NPR REF. No. 
14 I I Obb 
( I) 14 I 1 Ot>7 
14, 1 Oob 
14 1 1 Oo9 
14. 1010 
( 14) 
( 0) 14 II 07 2 
141 107 J 
141 107 4 
14. 1 07~ 
14. 1 0/b 
( 1 0) 1411 0!7 
141 10/9 
14 I 1 OB 0 
i!) 14 I 1 OB 1 
( 4) 




141 1 0!!7 
( ()) 
14 1 10\10 
14 I I 0\11 
141 10\12 
14, 1 Oli j 




NC DESIGNATION & SHORT DATA 
DI~liAL I~PVT RlGJSTt~ (5X8~ll ~ARALL 
INPUT uATES,~T~ ~VTE SETS L,ITL,I:H) 
(WilH FHOII<T f.IA"<tl CtlNNfCTUW) 
(MUDULl •IfH ONLY Ll!GIC Bli4W0l 
DlGllAL !"<PUT REG!STt~ (~x~~IT f.IA~ALL 
INPUT GATtS 1 5TH BYTE SfTS L,HLL,1~n) (wiTH ~~ONT f.IA~ll (UNNfCIUW) 
PARALLlL INPUT uAlf(I6XI~8Il,TIL, l:LO~l 
128 BIT RlCEIVE~ (ADURlSSABL~ AS ij l~BlT 
WORDS OR 128 !•BIT •URDS) 
122 Storing Registers 
OPTlCA~ lSULATtD I~PUT REGISTtw 
PARALLEL INPUT RlGISTFR (16BIT 1 CuNTlNU• 
OUS UR STROBED HOOfS CfliiiTRO~LlU ~y RtG) 
OYN, Diu, INPUT (t68IT, TTL, 
LAM IF INPUT Oool OR 1•0 !lR BUTH) 
INPUT RtGlSTER (I6BlT) 
DYNAMIC OIGITA~ INPUT 16BIT ~LUAIING ltP 
ISOLATED INPUT RtGIS1ER(16BlT 1 ARJ02D FUR 
12 1 24 OR 48VOC 1 AR302A FOR IISVAC) 
INPUT REGISTER (lbBll,CONTACT C~USURE) 
PARALLEL•lNPUT•RtCISTER (SINGLE 1b/24BIT 
OPT,WEAOY SIGNAL5 1 I/U TTL,CONTHUL BUS) 
INPUT REGISTER (24BI1 1 SPEC CONN, 8 BIT 
ALSO VIA LEM0 1 LAM ON NON•ZERO OR STROBl) 
N CONTACT SENSE (248IT ISOLATED !Nf.IUT HtG, 
SENStS 12 0 24 1 48VOC OH 120VAC INPUTS) 
N CONTACT SENSE (248IT ISO~ATEO IN~UT REG, 
SENSES STATE OF StAllS S•ITCHES) 
INPUT REGISTER 24•BIT 
INPUT REGISTER (24BI1) 
INPUT RlGlSTfA (24 INPUTS, t STRUBE, 
OPTlCA~~y ISOLATED) 
8A~ANCED INPUT REGISTER wiTH ADDHESSI~G 
PARA~LE~ INPUT REGISTER (2XI6Bllo TTL) 
OUA~ INPUT REGlSTlR(2XIbBIT,LAM & STROHl 
liP & OATA•AEAD•STROBE 0/P PfA CHANNEL) 
CAMAt UNTERM 1 l/PIS VIA SCHMITT TAl~GtRS 
I/P ~ILlER RESPONSE IUSEC TO IOM~ 
DUAL 16 BIT INPUT AE~lSTtR 
(TT~ LEVELS, CERN SPECS 012) 
DUAL 16 HIT INPUT AEGISTER(lXT STROBl UR 
DATAWAY COMMAND STORES DATA,TTL LEVELS) 
OUAL INPUT REGISTER (16HlT) 
DIGITAL INPUT (2~1bBIT FLOATING INPUT) 
DUAL 24 BIT PA~ALLEL INPUT Rt.GISlt.R(TTL) 
DUAL 2• BlT INPUT AlGlSTtR 
(TTL, HANDSHAKE) 
DUAL INPUT REGISTER(2X24BIT,LAM ~ STROBE 
l/P ~ DATA•REAO•STROBE 0/P PER CHANNlL) 
CAMA~ UNTERM 1 I/f.ltS VIA SCHMITT TRlGGl~S 
IIP ~ILlER RESf.IUNSE IUSEC TO !OMS 
(SAM( BUT ~ITH T•ISTEO PAIR I~f.IUTS) 
($4Mt BUT ~llH UPTlCAL ISOLATlUN I~PUT, 
LUGlt: I " ~v OR 12MA). 
DUAL INPUT Rt~ISTER (~X24BlT 1 l/P lNTEGR 
TTL• ~ULL LAM, UUTPUT STRO~tS) 
INPUT REGISTER (2X24BIT 1 3 MUDES 0~ DATA 
ENTRY, LED DISPLAY) 
DUAL f.IAHALLlL INPUT REGlSTt.A(2X24BIT,t.XT 
LOAD Ht.QUlSl 1 4 UPEH MODES,TTL LEVELS) 
24•B1T DUAL PARALLEL INPUT REGISTER 
(A HAS LO•l 1 8 HAS U~TERMINATED INPUT) 
PAHALLt.L INPUT HlGlSTlR (2X24 BITS) 
OUA~ 24 BIT PARALLEL INPUT A~GISTtH 
C~ITH LED DISPLAY OPTION) 
VI 
TYPE 






PH JO 1 
AR J02C 





















J HE I 0 
MANUFACTURER WIDTH DELIV. NPR REF, No. 
Gt.C•ELLlUI T 








I:II HA SYSlt.MS 
StN 
SlEMl"'S 























































14. 1 0\lb 
14 ,II 00 
14, 11 o I 
14, II 04 
14 1 11 Otl 
14 t 1106 
14 1 II 07 
14 1 11 OB 
14. 1109 
14,1111 
14 t 1112 














14. 11 jQ 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DEUV. NPR REF. No. 
DUAL lN~UT R~G,(2X24blT,Sl~,TlMlNG,LUGlC 
AlT~lSt PUS/NtG,4T!MlNG& JDATA IN MUDtS) 
N QUAD 24 81T INPUT NEb!STlN (4X24 1 HAND• 
SHA~t DATA TRAN~FtN 1 3 DATA ENTRY MUDES) 
DORNitN MUDULtS ALSO HARKfTtU bY SIEMENS 
DIGITAL INPUT RtGISTlR, lXTE~NAL STNUbl 
(4X8HIT INPUT LATCHES, lX8UIT Stl LAM) 





123 Terminated Signal Input Registers (Caine. Latch, Pattern etc.) 
12 BIT PARALLtL INPUT REGISTtR (NIM) 
STRO~lD INPUT RlGISTfR (12biT CUlNC AND 
LATCH,NIM L~VtLS,PATTERN AND L~RtQ APPL) 
lbblT DlSCRIMlNATUR•COINCIDENCE HtGISTtR 
fAST COINCIDENCt LATCH(lbBlT 1 DISCR l!P 1 
MIN 2 NSEC STR06t•SlbNAL UVlHLAP) 
16 FULD OCR (lb UISCR, COMMON STf<UHl, 
•?OMV THRESHOLD, FAST SUMMING UUIPUTS) 
16•CH COINClDFNCt REGISTFR (STRObE I/P 1 
2NS UVENLA~ 1 FAST SUM 0/P AND CLEAR 1 NlM) 
N lb CHANNEL STRObED CUlNC!DlNCt (lb CUINC 
INPUTS, CUINC & LAM OUTPUT, IONS RESOL,) 
PATTlRN UNIT 
(16 IND!V NIM INPUTS,CQ~MON NlM bATE) 
FAST INPUT REGISTER 
(ASStMBLES !OBIT wORUS F~OM lL2 iNPUTS) 
PATTERN UNIT(lbblT 1 I/P ST~U~ED ~!TH 
COMMUN GAT~ 1 10 NSEC UVtRLA~ 1 NIM LEVELS) 
16 BIT PATTlRN UNIT (NIM I/P AND GAlt) 
PATT~RN UNIT lb BIT (16 INDIVIDUAL NIH 
!NPUTS,COHMON NIH GAll, CERN SPECS 021) 
16 ~lT PATTERN UNIT (C~RN 071, lb 1NDIV 
NIM 1NPUTS 1 (UMMUN NIH GATl,LlD DISPLAY) 
CUIN~lDtNCE REGISTER/LATCH (16 CHANNEL) 
CO!NCIDtNCE REGISTER/LATCH (16 CHANNEL) 
COINCIDENt~ ~~GISTER {16 CH,CUMMUN GATE, 
MIN UVER~AP 2NS 1 UOUBLE PULSE RESUL IONS) 
COINCIDENCi LATCH (24 NIM lNPUTS ~lTH 
COMMON STROBE, EXT RlSET 1 2NSEC UVtRLAP) 
N PARALLEL INPUT REGISTER (248lT) 
CDINCIDtNCE REGISTER/LATCH (2d CHANN~L) 
CUINC!DlNCE BUff[R (2X12BIT 1 0Nt STRUBE 


















bi f<A SYSIC.MS 
Sf" 








124 Manual Input Modules (Word Generators, 'Parameter Units) 
PARAMETER UNIT 12 BIT (PROVIDES 12 BIT 
CDMMUNl~AT!ON,PUSH BUTTON L•REUUtST> 
MANUAL INPUT RtGISTER (INPUTS A HANO•StT 
lb•l:llT wORD, MANUAL AND ELtCTR LAM I/P) 
24 BIT PARAMETER UNIT 
WO~D C>tNlRATOR (24611 WORD 
MANUALLY SET BY S~ITCHES) 
DATA SIOIITOtES 
(16/24 BITS,READABLE + CONTENT AUDR) 
N MANUAL INPUT/OUTPUT (T~ST UNIT PHUVIDtS 
MANUAL DATA INPUT & VISUAL DATA UUTPUT) 
MANUAL !NPUT/OU~PUT HEGlSTfR (24 biTS, 
SwiTCH I/P + LAM, 24 LfD 0/P RtG1STlH) 
24•~1T MANUAL INPUT 
N 24•blT MANUAL INPUT 













Bl HA SYSTEMS 






























































14' 11 b4 
NC DESIGNATION & SHORT DATA 
MA~UAL H~~ISTfR (FUUH 16 RIT wuRUS) 
PAHAMETtH UNIT (UUAD 4•DlCADl HLU 
PAHAMtTlHS MA~UALLY ~ET) 
PARAMtTER U~IT (QUAD 4 DfCADt ~CU 





MANUFACTURER WIDTH DELIV. NPR REF. No. 
114 
Ill l 2) 14 ,II bb 
HUT Ill 14 ,II 07 
127 Other Parallel Input Modules (Incl. Lam and Status Registers, see 232 for Lam Grader) 
24•HlT l~lERHUPT Hl~lSTtw 
(STATUS COMPAHED,CHA~Gl GIVtS LAM) 
PRIUkiTY INPUT HEGISTER(12BITS UHlD TU 
LAM,fAST COlNC LATCH APPL,MASK HlGISTEH) 
INPUT HtGISTtR (12 HIT, URED TU LAM, 
C0INCIDlNLE LATCh APHL, NJM IN~UTS) 
N lNTtHRUPT REQUEST RE~!STEH 
(16 INPUTS, A~Y INPUT GIVES LAM) 
N INTERRUPT REQUEST REGISTER (S CHA~NELS) 
INTERRUPT HtQUEST RE~ISTtR 
LAM HtQUtST REGISTER (lb BIT) 
lNTtkRUPT ALARM REGISTER 
(16 HITS, l~DIVlDUALLY MASKA~Lt) 
64 LINE SURVtYOH {SINGLE OR CUNT!NUUUS 
SURvtv CYCLlS 1 J SURVEY MODES) 
ISOLATED lNTtRRUPT GATE(16BIT,•aD fUR 
12,24 UH 48V 1 •cA ~UR 115VAC VlHSlUN) 
INTtHRUPT GATE (16HIT,CUNTACT LLUSUHE) 
ISOLATED lNTlRRUPT REGISTER(I6BlT 1 •=D 
~UR 12,24 OR 48VDC,•=A FUR ll~VAC ) 
lNTlHkUPT REGISTER(16B!T 1 CUTACT LLUSURt) 
)NTtHRUPT GAH. (24BIT) 
DUAL INTtRRUPT GATE (24BIT) 
I~TE~RUPT RtGlSTtR (12BIT) 
INT~RRUPT REGISTtR (16B!T) 
INT~RRUPT REGISTER (~4Bll) 
INTE~RUPT REGISTtR (24BITJ 
STATUS INTERRUPT (24HITr!IP&L~TC~&LAM& 
MASK,GRUUP&SEL•LAM•TtST,VAR,LO~lC&LtVEL) 

























13 Digital Output Modules- Serial: Clocks, Timers, 
Pulse Generators, Parallel: TTL Output, Drivers 
131 Serial Output Modules (Clocks, Ti,mers, Pulse GEN) 
PREStT SCA~ER (LeVEL Ok PULSE TRAIN U/P, 
DURATION SET BY COMMAND,SlNGLt & REPtAT) 
N CLOCK PULSt GENERATOtot (10 FIX & 1 PRU• 
GRAMMAHLE DIP, !NT, !MHZ, tXT, MAX ~MHZ) 
N SCAL.t:.R.TlMER (4X24BIT, lNT, lMHl CRYSTAL 
USClLLATOH, RtSUI.UTIUN IOMHZ) 
CRYSTAl. CI.UCK GE~ERATQR (7 TTL UUTPUTS 
•OR 1HZ TU !M~Z ~RtQUENCY DECADES) 
CRYSTAL CONTROLLED PUI.Sl GtNERATU~(7 Dt• 
CADtS•!~Z TO lMHZ.~OONS PU~StS OuT,TTL) 
REAL T lME CLOCK 
(4StC CLUCKI5MSEC STUP WATCH) 
CLUCK GENERATOR (JNT lO"hZ, EXT bOMHZ, 
8 DtCADl STEPS,PLUS ~ROGRAHMABLE OUTPUT) 
GATtO CLUCK (IOMMZ TU 1HZ, INT~txT 
CLUCK, ~YNCHRONUUS uATlNG) 
CLUCK PUlSE GtNlRATOR (7 OUTPUTS•!HZ TU 
!MHZ•lN DECADE STtPS,jOMHl tXT lN,TTL) 
CLOCK PULSE Gt:.NtRATU~(7 DtCADtS~lHl TU 
1HHl•~OO ~StC PULStS OUT,TTL AND NlM) 
I Hl • I MHZ QUA~Tl CLUCK (7 01~ • 1hZ 
TU l"HZ•200 TO 800 ~Sf( •IOTH,TTL LtVfL) 
VIII 
PSR 0801 GEC•HI.lUl T 
CHI ~,01 





217 JU'<w .AY 
NUCL, Er<TtR~'<IStS 
7 JOA ~ULUN 
10<,1 t<DT 





































14 ,II 08 
14,1169 













14, II <;4 
14,119/ 
NC DESIGNATION & SHORT DATA 
CA~AC·CLOCK•G[~lRAT0~(7 DlCADtS·lOMML TO 
1Hl,~OI~OO NS~C DIP PULStS 1 2 1 8V/~0 OHMS) 
CLUCK/TIME~ (0 1001S TU 10 HRS TIME 
INT~HVAL,TIME•U~•DAY OUTPUT) 
REAL TIME CLOCK, LIVt TIME INTt~HATOH, 
PREStT TIME~ 
REAL TIHl CLOCK (COUNTS 11 SEC TU 999 
DAYS, DISPLAYS HRS/MlN/SEC, ~0/bOHZ GtN) 
N ~ATCHOUG TIMER (MONITORS SYSTEM ACTiviTY 
GENERATES AUDIO ALARM & cnNTACT CLO~URE) 
RlAL TIME CLOCK 
REAL TIME CLOC~ (J 1 8 UStC TO 18 1 2 H~S, 
PREStT•TIME AND PREStT•COUNT MODES) 
INTERVAL TIMER/~ATCHUOG (IOOUStC•JbOSEC 
INTERVAL, I SEC••100 SEC TIMEOUT) 
REAL TIME CLOCK (PRESET COUNTER, PRtSt.T 
TIMER J 18USEC TO 18 1 2 HRS, ELAPSE TIME) 
DEAD TIME COUNTER 
TlMt.W MUDULE 
TIMt. BASE (10 TO IOOMMZ IN lNC~EMENTS Of 
10MHl 1 USED WITH TO 2031/TD 2041) 
TIMER (MIN 1USEC 1 0VF ~ROM COUNTEM•PP1) 
TEST PULSE GENERATOR (5 TO ~0 NSEC NIH 
UIP PULSE DERIVED FRUM S1,F(25) UR tXT) 
TEST PULSE GENERATOR (Nl~ PULSE PAIR) 
8 CHANNtL DELAY GENE~ATOR (DELAY 0 TO 99 
TIMES CLOCK, DELAYS tA!CADA~LE) 
N SERlAL UUTPUT MEGIST~A (12/lb124 BIT, 
!CALER OR SHI~T REG, JNT 1 lOOHZ & IMHZ) 
DUAL PRUGAAMMEO PULSE GENERATOW(~OHZI 
































132 Parallel Output Registers (TTL, HTL, NIM etc.) 
OPTICAL ISOLATED OUT!'UT REGISTER 
12 BIT PARALLEL OUTPUT REGISTER (NIH) 
15 BIT PARALLEL OUTPUT REGISTER (BIT 
ADDRESSABLE, NIM LEVELS OR PULSES) 
12 BIT OUTPUT Rl!,;ISTER(DC OR PULSE OIP, 
UPDATING STROBE OUTPUT,NIM LEVELS) 
OUTPUT REGISTER (12~1T, NlM PULSES OR 
LEVELS OUT) 
OUTPUT REGISTER (12BIT) 
DIFFERENTIAL OUTPUT ~~GISTt.R 
OUTPUT REGISTER (12 CHANNEL) 
OUTPUT REGISTfR (?.4BIT TTL VIA SPEC CONN 
8Bll ALSU VIA FRONT PANEL LEMO) 
N PARALLEL OUTPUT MEGISTt.R 
(24BlT 1 OUTPUT wiTH CAMAC STANOA~D) 
OUTPUT REGISTER (24 ~IT, !6 HA 5V UUT) 
OUTPUT REGISTER (24BIT 1 UPTO•COUPLER,7MA) 
OUTPUT REGISTER 
(24BlT WORD, TTL QIP VIA .l7•~AY LDNN) 
OUTPUT REGISTER (24BlT) 
!'ARALLEL OUTPUT REG, (24Hll 1 NEG/UPT PDS 
TTL,ADJ 1 DURATION&LtVEL 1 4 TIMING HUOES) 
DUAL 16ijiT PARALLfL UUTPUT ~tG!SlfH(TTLJ 
DUAL lb BlT OUTPUT RtGISTER (SELtCTA~Lf 
OIP STAGES ON PLUGABLE PC, FP CONNlCTU~) 
DUAL 24 ~lf PARALLtL OUTPUT RlGlSTtR 
OUTPUT ~lGISTEW (2X24BIT DATA UUT,OATA• 

















1:11 MA SYSTEMS 
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~l t<A SYStEt-~S 







































































NC DESIGNATION & SHORT DATA 
OUTPUT ~EGISTE~ (2X24BI1 OW bXH~!T, 
LED ll!SPLAY) 
DUAL OUTPUT RtGIST~R (2X24~1T, DATAwAY 
READ AND wRITE, HANDSHAKE CO N T~OL, LO•Z) 
(SAME E:IUT ><l•Z) 
PARALLEL OUTPUT REGISTfR (2X24 ~ITS) 
DUAL 24 ~I T PARALLEL OUTPUT ~tGISTER 
(~!TH LlD DISPLAY OPTION) 
DIGITAL UUTPUT REGISTER (4X88ll PARALL 
UUTPUT REG!STtR,Nn L,TTL,I:H) 
(~ITM FRONT PANEL t0NNEC1 U~) 
(MODULE wiTH ONLY LUGIC E:IUANO) 
DIGITAL OUTPUT R~GISTER (4X8~IT PARALLEL 
OUPTPUT REGISTER, HLL 12V) 
(SAME WITH fRONT PANtL CONN~CTUR) 
(SAME, NO F 1 P 1 CONNECTOR, INVERTING) (!AMl ~ITH ~RONT PANlL CONNECTOR) 
DIGITAL OUTPUT REGISTER (4X8~1T PA~ALLtL 
OUPTPUT REGISTER, HLL 24V) 
(SAMl ~ITH FRONT PANEL CONNfCTUR) 
(SAME, NO F,P, CONNECTOR, !NVE~TING) 
(SAMl WITH FRONT PANtL CONNtCTURJ 
DDRNIE~ MODULES ALSO MARKETED 8Y SIEMENS 
N QUAD 24 BIT OUTPUT RlG!ST~R (4X24 1 HAND• 
SHAKE DATA TRANS~ER 1 PROG 1 0/P PULARITY) 
128 BIT OUTPUT REGISTER (ADDRESSA6LE A8 









oo <iOo .. vo~ 
ou 200 .. 2~00 
DO 200•2106 








133 Parallel Output Drivers (Open Coli., Relay etc.) 
TRIAC UUTPUT RtGISTER 
(8 BITS, 2 AMPS, ZERO VOLTAGE. SwlTCHIN~) 
N 12 BIT OUTPUT REGISTtR (RlLAY CUNTACTS 1 
!ELECTIVt SET/CLEAR LAM GtNERATIUN) 
8 CHANNEL TIMED TRIAC OUTPUT 
8 BIT TRIAC OU TPUT REGISTER 
12•BIT OUTPUT REGISTER (~!TM O~TICAL 
lSOLATION,OPtN CULL U/P 1 MAX JOV/100MA) 
!2•BlT UUTPUT RtGISTER ~ITH lSULATED 
RE.LAY 
DRIVtR (16BIT,UPtN CULLECTOR OUT~UT VIA 
MULTlwAY CONNECTOR,MAX 150MA/L!Nl) 
UUH'UT REGISTER 
(lflijlT, 48V/ 1 054 MAX 1 2XJ7•wAY OIP CONN) 
OUTPUT REGISTfR 
(16t!lT,2~0V/ 1 1A MAX, 2X37•WAY 0/P CONN) (SAME, 25V/14 MAX) 
N 16,.t!IT OUTPUT REGISTtR (lS DLATtD RELAY 
CONTACTS & LATC~BACK INPUT) 
RELAY DRIVER (1b wAY RELAY OUTPUT) 
PARALLlL OUTPUT ReGISTtR (16BIT I'I'EED Rt• 
LAY,MAX S~ITCMlD PWR 10~,4 TIMING HODES) 
N PARALLE.L . UUTPUT REGISTER (24B!T 1 OUTPUT 
wiTM UPE.N COLLlCTOR, EXT, 30VII00MA) 
N PARALLlL OUTPUT RFG!STtR (24t!IT, OUTPUT 
WITH OPEN COLLECTOR, TTL) 
X 
DRIVER (24BIT UUTPUT REGISTE.k,SEI AND 
REAl> BY C0MMAND,c4BIT liP DATA ACCEPTtD) 
OUTPUT RfGISTER (24 BIT, 40 MA 30V OUT) 
(SA ~l !NVlRTE() OUTPUTS) 
OU TPUT REG!STfR (~4 ~IT, I AMP bOV UU T) 
(SAME ~!TM RELAY CONTACTS, MUX CUNClPT) 
(SAME wiTH RfLAY C8NTACTS,r~t[ CUNTACTS) 
OUTI-'UT l<i'.G!SHR (2X lOBI T 1 0PlN CllL.U.C TUR) 
OUTPUT DR!vtR(2X16BIT,40MA S!NK!NG 1 l=L U1 
DATA,.AY RtAD & W~!TE 1 LAI" IIP,STRUBl Cl/~) (SAI'If., I :ri I) 
OUTPUT DR!VlR(2X16"IT 1 )2~MA SINKlN~,t=LO 





















UD lb 14 
OD 1 b 17 
OD lbl8 
Kl"lT lC SYSTfMS 
NUCL, lNT~R~RlSES 





WIDTH DELIV. NPR REF. No. 
































































) ~ 1 12bJ 
14' 12t14 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
(JUH'UT DRIVUl(2Xl6BIT,TOTE:M~l!L.t:. 1 JO LUAUS 
DATA~AY ~lAD ~ WR!Tt:. 1 LAM l/P,STRU~f U/~) 
2X16 OR 4X8 BIT OUTPUT R[Gl~TEH 
OUA~ 16 BIT OUTPUT RtGISTt:.R (TTL. L.t:.Vt:.L.S, 
OPEN ~DL.L. OUTPUTS VIA CABLl) 
DUAL OUTPUT DRIVER (200MA SINKlNG,24V) 
DUAL OUTPUT DRIVt:.R (HI VOLTAGE D~IVt:.R) 
DIGITAL OUTPUT (~XIbBJT, ~AX JOV) 
OUT~UT Rt:.GISTt:.R (2XIbBIT VIA ISOLATING 
CONTACTS) 
DIGITAL OUTPUT (2XIbBlT RELAYS) 
PARAL.LEL.•OUTPUT•Rt:.GlSTER (DUAL 24BIT 1 UR QUAD !2BIT,OPt:.N COLLt:.CTUR OUTPUT) 
PARAL.LEL•DUTPUT REGISTER (24BIT, UPFN 
COLL.t:.CTOR OUTPUT, HANDSHAKt:. FACIL.tTY) 
OUTPUT DRIVER(2X24BIT,40MA SlNKlNG,IzL.U, 
OATAWAV Rt:.AO & wRITE 1 L,jM I/~ 1 5TRUBl U/~) 
(SAME, lzHI) 
OUTPUT DRIVER(2X24BlT 1 125MA SlNK!NG,!:LO 
OATAWAV RlAD & ~RITE 1 LAM I/P,STRUBt:. U/P) 
(SAMt, I•HI) 
OUTPUT DRIVER(2X24BIT 1 TUTEMPULE,JO LOADS 
DATA~AY READ & ~RITE 1 L,AM I/P,STRUBE "OtP) 
DUAL OUTPUT REGISTER (2X~4BIT, O~EN CULL 
0/P, FULL LAM, OUTPUT STROBt:.S) 
OUTPUT REGISTER (2X24BIT UR bXBBIT, 
2~0MA SINKING, DIODE CLAMP~D) 
DUAL 24 BIT OUTPUT RtGISTER(DC UH ~U~St 
0/~ 1 UPDATING OtP STRUBE,TTL UPtN COLL) 
DUAL. 24 BIT OUTPUT RlGISTER (DC UR ~U~SE 
0/P UPDATING, JOOMA SINK, DIODt:. CLAMPED) 
DUA~ 24•BIT OUTPUT RfGISTER (OPEN COL~ 
DRIVERS, MAX 24V OR 250MA, Rt:.AH UUTPUTS) 
DIGITAL OUTPUT REGISTER (4X8BlT ~ARAL.LlL. 
OUTPUT REGISTER,NO L,,OPEN CO~L . U/P,1aHl) 
(SAMt ~lTH FRONT PANlL CONNECTUR, I•HIJ 
(UMI:. 1 NO F 0 P 0 CONNECTOR, I•L.O) (SAM!:. WITH F,P, CONNtCTOR, 1•L.UJ 
DIGITAL. OUTPUT RlbiSTER ~ITH RtED RELAYS 
(4X8BIT OUTPUT REG,OPEN CONTACT:O) 
{wiTH ~RUNT PANEL CONNECTOR) 
DURNIER MUDUL.ES ALSO MARKETt:.D BY Sl~MENS 
Ull lb~O 







MS PU 12J0/1 




























































14 Digital I/O, Peripheral and Instrumentation Interfacing modules- Serial 
and Parallel 1/0 Regs, Printer-, Tape-, DVM-, Plotter-
and Analyser Interfaces, Step-M9tor Drivers, Sw,pply CTR, Displays 
141 Serial Input/Output Modules (General Purpose) 
St:.RlAL INPUT/OUTPUT HEGISTER lbBlT CODED IIObJ 
142 Parallel 1/0 Registers (General Purpose) 
N UNlVtRSAL INPUT/OUTPUT REGISTEH (2XIbBIT 
INPUT, 1XI6BIT OUTPUT, RElAYS OPilUNAl) 
N I~PUT ReLAY ADAPTER (24BIT l/P Rt~AY 
COILS, 0/P TO CAM 2,0~/CAM 2,09) 
N OUT~UT ~lLAV ADAPT~R (24BIT, ItP ~ELAY 
COILS TU CAM 2,12•1• RELAY CUNTACTS U/P) 
N OPTUlSO~ATUR (24 INPUTS, OUTPUTS MAY Be 
CONNtCTED TU CAM 2,0~/CAM 2,09 
UNIVtRSAL INPUT/OUTPUT REGISTlW 
16 BIT INPUTIOUT~UT REGISTER (U/~ STAGtS 
ON P~UGAB~E PC, ~p CUNN~CTU~) 
INPUT/OUTPUT REGIST~k (24 ~ITS IN, 12 
BITS UUI, UPTICALL.V COUPLED) 
INPUT/UUTPUT REGISTER (24HlT) 
INPUT/OUTPUT RlG!STf,R (24BIT, !NI~GkATtD 











































NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
INPUT/OUTPUT ~~GISTEt< (24 ~11, PuS & NlG 
LOGIC U/P SINKING 4~0 MA) 
DUAL INPUT DUAL OUTPUT R~GISTE~ (lc~lT, 
TTL lN 1 OPEN CULL TTL OUT, MAX 40MA,JOv) 
INPUT/OUTPUT REGISTE~(2X24BIT !No2X12~IT 
OUT, 3 ~NTRY ~OD~S, LED DISPLAY) 
BUF~ER STUREIREGISTt~ (J2X24~IT,~ITH 
EXT~RN4L ADD~ESSlNG ~ACILITYJ 
(SAME, J2X24BlTo wiTHOUT EXT ADOt<) 
(SAMt, J2X16BlT 1 WITHOUT EXT AOOH) 
BUf~ER STUREIREGlSTE~ (J2X1bBIT, WITH 
EXT£RNAL ADDRESSING ~ACILITY) 
(SA~E, I6X24BIT, wiTHOUT ExT ADvt<) 











143 Peripheral Interfacing Modules (For TTY, Tape etc.) 
OESK CALCULATOR CTRL (DIEHL INTEt<FACE TO 
F~t 1301102111 AND F~C 1309) 
INTERfACE FUR ASRJJ TTY 1 SERIAL DATA LINK 
TELETYPE DIP CTRL (10 FMC 1J01102111 AND 
FMC iJ09 VIA SPEC CDNN 1 TTY HUTUR ON/Off) 
TELETYPE INTER~ACE 
N SERIAL DRIVER/RECEivER (TTY, TTX & MODEM 
INTERfACE, V24 CCITT STANDARD) 
TELETYPEWRITER INTERfACE(I/0 DATA TRANS~ 
AND CONTROLoLAM USED AS TWO•~AY fLAG) . 
TELE!YPE lNTER,ACE (FOR ASR JJ 1 S!R I/0) 
H.RMlNAL DRIVER 
TELETYPE OR CRT INTEHF4Ct. 
VERSATEC LINE PRINTER lNTER~ACt 
INTEriFACING OUTPUT UNITCSBIT DATA, CUNTR 
& STATUS REGS 1 ~OR FACIT SP1 INTt.H~AC~l 
PAPlR TAPE PUNCH INTERFAC~, COUP~ES TU 
~ACIT 4070,DATA DYNAMICS,RACAL 01GISTU~E 
INTERFACING INPUT UNIT (6BlT DATA/STATUS 
& CONTR RlGS 1 FOR FACIT SP1 INTE~FACE) 
PAPER TAP~ READER INTEAFACl (CUU~LlS TU 
LINWUOD 1 TRlND, & RA~AL DIGISTUR~) 
MAGNETIC TAPE INTEH~ACE 
(TAPE DfCKS OR CASSETTES) 
CAS~ETTE INTERFACE (READS ' WRlTtS ~y ij 
OR 16B1T N0RDS 1 8BIT LAM RlG) CUNT~OLS•• 
CASSETTE DRIVER FOR 1 CASSETTE 
CASSETTE DRIVER fOR 2 CASSETTES 
PORTABLE CASSlTTl DRlVER(FOR I CASSETTt} 
DISK DRIVE FOR CDS•I10 
INTERfACE FOR DlSK D~IVE 
UNIVERSA~ ASYNCHRONOUS 
TRANSMITTER/RECEIVER (129 CH4R 1 BU~FER) 
PERl~HERAL READER(BBIT PARA~LEL UATA IN, 
NEG OR POS TTL 1 MANOSHAKl CONTROLS) 
PfRl~HERAL DRIVER (8~1T DATA OuT 1 NEG 0~ 





CAM J 1 04 
~00 














c J 17 
106!5•1 
~~lEStKt:. 













144 Display Modules, Display and Plotter Interfacing 
24 ~lT LtD BCD DISPLAY 
(ONE FHC 1J01/02111 VIA SPEC CUNNECTUR) 
24 BIT NIXIE BCD DIS~LAY (SELECT~ ONl UF 
10 •He 1301102/11 VIA SPEC CUNNECTIUN) 
24 BIT LED BINARY DISPLAY (ONE ~HC 1JIJ 
OR FHC IJ09 VIA SPECIAL CONNtCTIUN) 
N DISPLAY UNIT (8CMx10CM CRT, INPUTS• x,Y• 
+I.•~V, l• 5V) 
N DISPLAY DRIVER (FOR CAM 3 1 01) 
N 24 BIT DECIMAL DISPLAY 
(6 SYMBOLS 0,1 1 ,,,. 1 9,4 1 8 1 .,,,f) 
XII 
frtC 130~ F~lEStl(f 
FHC !JOe F~ItSUIE 
FHC I J 1 [; FRit:St.Kl 























































)4 1 129/ 
14. !30 0 
14, 1 JO I 
14 t 1 J02 
14, 1 JOJ 
14. 1304 
1~ 1 1JO~ 
14,1JOb 
14,1J06 
14 1 1JOII 
1 ~,I J 10 
14,1311 
14,1313 
14 ,I JIb 
14. 132J 
14,!J2~ 
NC DES,IGNATION &. SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
DECl~AL DISPLAY UNIT (A DORtSS ANU ~ DATA 
DECADES + HULTIP~it~ OISP~AYt O ) 
DIS~LAY CONTROLLER (~UR 9007 1 lNCLUD~S 
BIN TO OtClMAL CUNVfHTtR) 
CULUUW DISPLAY INTERfACE 
~XTERNAL DISPLAY FOR J EA 10 SCALER 
SCALtR DISPLAY THRUUGH COMPUTER 
(DISPLAY OF 24~1T ~U~D, JOHHZ) 
MANUAL ~!NARY OlSP~AY (CONTENT U~ A 
RfGlSTtR OISPLAYfD 1 tXT MULTI~AY CUNN) 
GRAPHIC DISPLAY ORIVt.R HI~ MPIJ11/TI:.IIb04 
GRAPHIC DISPLAY DRIVER ~UR STURAb[ 
DISPLAY HK 602 
INTERACTIVE GRAPHICS DISPLAY P~U~tSSUR 
128 CHARACTERS, 9X7 DOT ~ATR!X, 4 SILES, 
V~CTURS,ARCS 1 CIRCLfS IN THRft LIN£ TYPI:.S 
LIGHT PtN & TRACKER ~ALL INPUTS, J2 CON~ 
TRUL INSTRUCTIONS, ~UILT IN 4K STORE, 
CRT DECIMAL DISPLAY SYSTEM (INCLUDING) 
DISPLAY DRivER 
DISPLAY SYSTEM COMPRISING 
DISPLAY SYNCHRUNIZIN~ 
(COMPATlBLI:. WITH 60HZ 525 L.lNI:. MONITORS) 
DISPLAY SYNCHRONIZING 
(COMPATIBLE WITH 50HZ 625 LINt MUNITURS) 
DISP~AY TIMING 
DISPLAY CONTROL 
OISPL.AY REFRESH (ALPHANUMERIC + GRAPHS) 
DUAL LIGHT PEN INTERfACE 
N PRO~~AHMABLE DISPLAY SYSTEM 
COLOR HON ITOR 
STORA~E DISPLAY ORIV~R 
DISPLAY DRIVER (TWO IO~IT OAC,UUTPUT 
RANGE •!v TO •5V,TWO OPERATION MUOeS) 
STORAGE OSCILLOSCQP~ CDRIV~R FUR 
TEKT~ONIX 611 OR bOI,USfD WITH 7011) 
SCOPE DISPLAY DRIVER 
MANUAL CONTROL OF J DD 10 
SCOPE DISPLAY DRIVER ~·V•Z (SYSTEM) 




LIGHT PEN FOR FDO 2012 U~ CG 201~ 
N LIGHT PEN (INCLUDtS TRIGGtR S~lTCH) 
N LIGHT PEN PROCESSOR 
N PLOTTER DRivER 
(2X10BIT, X,Y UUT +&• 2 1 5MV) 
PLOTTtR DRIVER 




















~GB 5c00 M 
3260 
902~ 
J 00 I 0 








CAM J 1 0J 
J X Y 10 
XY 2074 
IH ~A SYSlt.MS 
BI ~A SYSli:.~S 
GI:.C•ELLlUT T 
KlNETlC SYS TlMS 
NUCL 1 tNTtkPR1SI:.S 
NU~L, tNTtR~RlSI:.S 
SEN 











































145 Instrumentation Interfacing Modules (DVM, Supply CTR, Stepping Motor Drivers, 
Pulse Analyser CTR) 
DUAL. 15 CHANNfL SERIAL OUTPUT HUUULt 
(STtPPER MOT OR CONTROLLER, TTL) 
ST~P MOTOR ORlVtR (MAX J27b8 ST~PS,~ATt, 
ROTATION AND STARTISTOP ~ULLY COMMA NDED) 
STEPPING MUTUR CONTROLLf~ & ORIVtR 
(ADJUSTABLE ACCtL/OECEL,TlME & MAX ~REU) 
STtPPlNG MUTUR CUNTROLLE~, DUAL 
STEPPING MUTUR CUNTRULLER, ACCt.Lt~ATING 
STfPPING MOTOR DRIVtN 
SUPPLY ~QR J CP 20 
CONT!NUUUS STEPPt.~ CUNTROL (6b5Jb STlPS, 
PUSITI ON/DI~ECT,15PEtD/ACC~LE R 1 CU N T~ O L) 
INC~tH~NTA~ STEPPER LONT~ U L(b5~Jb STEPS, 
POSITIONIDIRECT 1 /SPEED!ACCELf R1 LON TAO L) 
VA~IA~LE PULS~ OU~ATION T~IAC UUTP UT 
MOOULt. 
TRIAC UUTPUT . RtGISTfR 
(8 ~ITS, 2 AMPS, ZlRU VOLTAGt S~!TCHIN&) 





J CP 20 




til .. A SYSit~S 
JO!:. f< Gt:~ 
tc;!Ntl !C SYSHMS 
~1 '- cTlC SYSTt:.MS 
AI I<A SYS 1 U 1S 

















14. 1 3J2 





14 I I J53 
141) J':/0 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
PO~E~ SUPP~V CUNTRULL[~ 12•B!T 
CAMAC•TU•SClPP PHA lNTf~FACE 
!NTE~FACE CAMAC•TU•LABEN 8000Sf~lt.S 
MULTICHANNEL ANALVZE~S 
AOC•CAMAC INTERFACE (FU R PU~St A~C 8~1~, 
8210 i8211,8212,8112 & T•U•r CUNV 8270) 
MULTlCHANNE~ ANALYZER • CAHAC INffRFACt 
(FU~ PACKARD 9000 AND 900 SE~lES - MCA) 
SYNCH~O TU DIGITAL CU NVt.RTlR 
(SlN~LE AND MULTI•TU~N CAPAAIL!T!ES) 
DUAL SYNCHRU•DIG!TAL CONVERTE~ (14BlT) 
DUA~ INCREMENTA~ POSITION ENCUDEk (2X20 
BIT X•Y DIGITIZATION BY UP•OUWN CUUNTER) 
lNTER,ACE FUR MEASURING DEVICES 
(OUA~ INPUT FUR 2 INSTRUMENTS) 
OUTPUT REGiSTER (16 U~ 24 l:l!T TTL DRIVlR 
FOR ~AST•ROUTING MULTIPLEXER SYSTEM) 
PU~St DURATION OlMOOULATUR 
PLUMBICON READ OUT TERMINAL 
PLUM81CON READ UUT (0 SCALERS HECURO 
DlGITIZ~D OUTPUTS FRUM PLUMI:llCUN CAMERA) 
SPARK CMAMBt.R Rt.AD OUT 
N INTERFACE FOR DIGITAL PROCESSING SCOPlS 
WPIO~t, wP2051 & wP20~2 
AOCICA~AC INTERFACE (FOR ··~y ADC,2X!oBIT 
OIP BUFF~R,STATIJS,LAM HANDL 1 CLUC~ TIM~) 
N ISO~AT!D UN•OFF CONTROLLER FUR lbDtVIC~S 
5 CUNTHO~•LlN!S/DEV,,l•SlC•FAl~URE•TEST) 






CM bob J AND P 







147 Other Digital l/0 Modules (Incl. Data Links) 
CAMAC DATA LINK MODU~l 
(16 BIT PARALLEL,ASYNCMRONOUS DATA LlNK) 
BIT•SYNCHRONIZER • HARDwAR~ PROGRAMABLl 
0 TU lOV INPUT, PCM•S[GNAL IN SERIES 
FOHMAT•IYNCHRONtZER (lOlNT & SIP Uf DATA 
WORDS, SOFT• & HARDWARE PRUG~AMMA!lLE) 
COMMUNICATION INTERFACE (V241V2J/V21 
MODEM INTERFAC~ WITH AUTU•DIA~ uPTIUN) 
START.STOP CONTROLLEH(START,STUP 1 RESET 1 MANUA~ OR DATAWAY CONTRO~, 100HZ C~UCK) 
N COMMUNICATION INTERFACE 
N COMMUNICATION INTERFACE WI BUffER 
N SERIAL DRlVER/RECEJVtR (TTY, TTX ' ~ODtM 
INTERFACE, V2• CCITT STANDARD) 
SERIAL INTERfACE (V24 SP~C, QUAD VERSION 
VARIAB~l TRANSMISSION RATES) 
N SERIA~ INTERFACE 
(VARiABLE TRANSMISSION RATt) 
START•STOP UNIT (START, STOP CLOCK AND 
GATE OUTPUTS) 
FOUR FU~D BUSY DON[ (START SIGNAL 
INITIATlD BY COM~AN0 1 DEV1Cl RlTIJ~NS LAM) 
N 04TA TRANSMISSSIUN MUDU~E (~OBD TO 9 1 6KI:l 







CAM J 1 04 
904':J 
ll04o 
J AM I 0 
4bD 2021 
OJ 50 

































15 Digital Handling and Processing Modules- and/or/nor Gates, 
Fan-Outs, Digital Level and Code Converters, Buffers, 
Delays, Arithm. Processors etc. 
151 Fan-Outs, and/or/not-Gates 
FAN•UUT UNIT (2 ORtD INPUTS P~OVIDt. B 
TRUE,2 CDMPLEM UUTPUTS,NlM SIGNA~S) 
NIM f~NOUT (DUAL FOUR fULD ' CUMPLEMFNT, 
Nl M DRIVER, ~t4MA INTO ':JOUHMS) 
TTL rA~UUT (DUAL FUUH FO~O 'CUM~~t.MlNT, 






I I j 
( 12 J 
(14!) 

















14, I 378 
1~,137\l 
14. 1 JtlJ 
14' 13b7 
NC DESIGNATION & SHORT DATA 
NlM FANUUT (7•U~~D ~~~uTS, 8 O/P+2 LUM~L 
0/P GATtO FROM OATAWAV) 
FA~ UUT MUDULl (lL2 l/P 1 1b 1~2 U/P) 
SIX•FO~D CONTRO~LtD ~ATt CINUIV ~ATI~G, 
FAN•lN AND FAN•UUT CUNTROLLED BY J RfGS) 





152 Digital Level Converters 
CMANN~L TTL/NlM CONVERTER 
CMANNEL NIM/TT~ CONVERTER 
MEX CONVERTER (NlM TU TT~ LEVEL~ 
PLUS TWO COMPLEMENT UUTPUTS) 
HEX CONVlRTER (TTL TO NtM LEVtLS 
PLUS TwU COMPLEMENT OUTPUTS) 
HtX lLI TO IL2 CUNVE~TtR 
(6 TTL SIGNALS lN,6 NIM SIGNALS UUT) 
1 53 Code Converters 
DECIMAL INPUT 6 NUMBlRS 
J DIGITS CUDE CONVERTER 
. (SAMl BUT l NUM~ERS) 
CAMAC BlNARY•TU•BCD CONVERTER 
WITH DECIMAL DISPLAY 
GRAY CODE TO BCD CONVERTER 
(DUAL CHANNEL INPUT WITH MEMORY) 
BINARY CODE CONVERTER(BIN•BCP UR BCD•BlN 
CONVERSION, DATA FRUM DATAWAY UR FRONT) 
BINARY TO DECIMAL CUDE CONVERTER 
(24 BIT BINARY TU 8 DECADE) 
BCD TO BINARY CUNVtRT~R (29BIT BCD TU 
24BIT BINARY, CONV TiME J25 NSECJ 
BINARY TO BCD CONVERTER (CUNV TIME J25 
NSEC,24BITS TO MAX 16777216•1 BCU CUDED) 
BINA~Y TU ~CD•CONVERTER(24BIT TO 8 PECA• 






LtM•b2/5 1 / 





154 Buffer Memories, Storage Units 
PROGWAM STORE/R~GISTER (2~6X24~!T RAM + 
6•X24BIT ROM, EXT ADDR, USE ~ITH - 7025•2) 
(SAME BUT ~!THOUT EDIT RUM) 
(SAME BUT NO SUFFER AND NO EXT ADDR) 
1024 WORD 24 BIT STATIC STURI:. (NURMAL ~ 
8VTt MODES, CLtAR, INCR1 DlC~, READ, & 
OVER~RIT! UN ADDRESS REG ARt PER~ORI'IfOJ 
(SAM~ WITH MEMORY ACCESS AL.SU FRUM F~ONT 
PANEL, MASTER/SLAVE UPFRATION) 
J•DlCADl ADC & lb•WAY MUX (P~ESET XI•XIO 
AMPL, 16X24 STURE, IOOUSI:.C/CH UPUATE) 
(SAM!:. AS ~00•1 BUT -ITH 8•wAY MUX) 
(SAMt BUT BINARY ADC) 
(8AM£ AS 501 BUT wiTH S•wAY MUX) 
(SAMt 1 BUT AMPL GAIN CAN Bl:. SI:.T AND 
STOR€0 INUIVIOUALLY/CHANNEL 1 BCDI!liN) 
2~6 ~URU FIFO BUFFER (24 BITS PtR "URD) 
204B•WORD lb BIT STORI:. 
N 4096 WURD 16 BIT STUI<E 
256 WORDS OF 24 BIT STURE MUUUL[ 
PROGRAMMABLE RI:.AD ONLY 11lMURY (J<! WUR0~ 1 
18 BITS, LOADED ~y SULCER CONNI:.CIIONS) 
BUFFtR MEMORY 
(2~6 16BIT WORDS, U8t ~ITH J CAN £1/C/H) 
CAMAC CORE MtMORY MODULE (2K lb BIT) 
(4K lb ~~ Tl 
(8K lb BIT) 
(?.K 24 BIT) 
(4K X 24 BIT) 















J MT 20 








Bl >'A SYSTEMS 




~UCL 1 t~Tt~PRISES 
POL. UN 
STND I:.NG!NEtRlNG 

















































14 11 J\11 
14 I IJII5 
14. 1 J9b 
14,1 Jll7 
14, 140 I 
14. 1402 
14,140J 









141 )41 b 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF, No. 
155 Logic and Arithmetic Processing Modules 
F~OATI~G Pul~T A~IT~METIC l~TlR~ACl 
(~U~ · us~ wiT~ M 128 ~ARD, F~UAI 1 PUINT) 
~ MIC~UP~OClSSOR MUOULf (FUR ~AST ASSY, UF 
SPECIAL INT~RFACES fTC, 8080 BAStD) 
96 C~AN 1 DRIFT CHAMBER TDC ( 1 bUS/!US 
F,S,, 8 ijiT, 40 DElP BUFF£~, DIF~ liP) 
128 C~AN 1 HwPC lNCODl~ (REC£l¥t~o DELAY, 




16 Analogue Modoles- ADC, DAC, Multiplexers, Amplifiers, 
Linear Gates, Discriminators etc. 
161 Analogue Input Modules (DC and Pulse ADC, TDC) 
..12 CHANNEL A~ALOG DATA SYSTEM 
(E~PANDAB~E WITH ADDITIONAL MUX MODULES) 
N A/f CONVE~TER 
ANA~OG INPUT (DUAL SLOPE ADCo +/•16¥ 
RANGE 1 14BITS/IbV+SlGN 1 0 1 2SEC CONVERSION) 
ANALOGUE TO DIGlTA~ lNTEFACt (WIT~ PLUG• 
IN CONVERTER CARDS ADC;8Q, AOC/IOU AND 
ADtii2Q ~OR 8 1 10 AND 12 BIT CONVERSION) 
16 CHANNEL, SCANNING A/0 CONVERTER 
N INTEGRATING AID CONVERTER (lSOLAT~O I/P 
INTl~R TIME IS1,1S/ 0 02S 1 RANGt 1 0..1 • ~V) 
lNT~~RATING ADC (!2BIT 1 RANGES 0 TO +~V, 
0 TO ·~V, 40MSEC CONVERSION TIME) 
VO~TAGE • FREQUENCY CONVERTER 
(USED wiTH MULTIP~fXERS J MX 10/20) 
UP•DUwN SCA~ER/FREQUENCY METtR 
DUA~ DIGITAL VOLTM~TtR (+AND• 0 1 1Vo 
10 BIT, DIFFERENTIAL INPUT) 
DIG, VO~TMETER (12BIT + SIGN, POT•f~Ef 
RANijti••AC/OC 1 02V • 20V 1 0C 5•100MA) 
DIGITA~ VO~TM~TER (SAME AS 
TYPf . C 76451•A1l•Al WITH OISP~AYJ 
ANA~UG INPUTS (MULTIPLEXER•ADL, 
B Dl~F 1/Po+/•IOV R4NGEo7BlTS/10¥+SIGN) 
(SAME FOR +I•~V ~ANGl, 76ITS/~V+SlGN) 
(SAMt FUR +IOV RANGEo BBJTS/IOV) . 
OORNlER MODU~ES ALSO MARKETED B¥ SllMtNS 
ANA~UG INPUT (ADC 1 +/•IOV ~ANGlo 
7BITS/IOV+SIGN) 
(IAMl FOR +/•~V RANG~, 7BITS/5V +SIGN) 
(SAME FOR +IOV RANGE, BBITS/IOV) 
ANALOGUE TO DIGITAL CONVE~TER(681To l/P 
~ANG~ 0 TO +~V OR 0 TO •5V,25 USEC CONV) 
~IGH SP~ED DIGITlZE.R (6BlTo IOONSECo 
RESOLUTION, WITH 256 WORD BUfftR) 
OUA~ 10 ijiT ANALOG TO DIGITAL CONVERTER 
SINGLE !OBIT ANALOG TO DIGITAL CUNVERTlR 
OUA~ ADC (IOBITo 10USEC tONV TIMt) 
DUA~ SLOPE. ADC (+AND• 0 0 01/1/IOV RANGES, 
1181! RESO~UTJON 1 20MS CONV TIMl) . 
S~CCtSS 1 APPROX 1 AOC (WITH S+Ho +/•o¥ UR 
0 TU +/•IOV, IO•BITo20/ll USlC ACCESS) 
SUCCE.SS 1 APPROX, ADC (WITH S+Ho +/•b¥ 0~ 
0 TU +I•IOV 1 12•HIT 1 2J/IJ USlC ACCE.SS) 
ANALUG l~PUTS (MULTIPLEXtR•AUCo 
B DlfF l/Po+/•10V RANGE 1 11BITS/IOV+SIGN) 
(SAME ~OR +/•5V RANGt, 11BITS/~V+Sl~N) 
(SAMe fUR +IOV ~ANGEo 12BITS/1UV) 
ANALUG INPUT (AOC, +/•10V ~ANGt, 
liB I TS/1 OV+Sl~N) 
(SAMt FUR +/•~V RANGl 1 11HITS/ ~V+SIGN) (SAME FOR +IOV ~ANGE 1 t2BITS/IOV) 
OCTAL ADC (8XI1BIT + OVF 1 PUS INPUT, 






C TF 10 






























































































NC DESIGNATION & SHORT DATA 
J•Dt.CADt. ADC II lb•wAY "'UX (PRE5t.l X!•X!O 
AMP~, !bX24 :HO~t, lOOUS~C/CH UPUA!t) 
(SAMt AS 500•1 ~UT WITH B•wAY M0X) 
(SAMt BUT B!NARV ADC) 
(SAMt. AS ~01 BUT ~IT~ 8•WAY ~UX) 
(SAME, BUT AMPL ~AIN CAN Bt. St.T AND 
STORED lNDIVIDUA~LY/~HANNEL, BCD!blN) 
!~•CHANNf~ AID CuNVE~TE~ 
(DIF~ERENTIAL INPUTS, 11 RITS + ~IGN) 
N !b•CHANNEL AID CUNVE~TER (ACCEPT~ 4~20HA 
CU~Rt.NT INPUTS, 11 SITS) 
AID CONVE~TER (1281T,HAX 40 UStC CUNVt~• 
SION, +AND•5V, +AND•10V, +10V RANGES) 
16 CHANNE~ AID CUNVtRTE~ (FET HUK DlFF 
INPUTS, 12BIT AUTO CYCLING, DUAL SLOPE) 
DUAL 12 BIT ANALOG TU DIGITAL CONVERTER 
SIN~LE 12BIT ANALOG TU DIGITAL CUNVERTlR 
INSI.II.ATED ADC (12BlTS, 100 USlC, 10MV, 
FULL SCAL~ 1 JOOV COMMON MODE) 
DUA~ ADC (12BIT, 2~USEC CONV TlHt) 
DIGl!AL VO~TMETER (19,999MV TO 1Y99 1 9V) 
DUAL ADC (14BIT, 50USEC CONV TIM~) 
N SuCCES, APPROX 1 16 BIT ADC (+,•10Vo bMS 
CONVERSION TIHE, INPUT PROTECTION) 
OCTAL CHARGE DI~ITIZER (8X8BIT CHARGE 
SENSITIVE ADC, READOUT IN 4X168IT wORDS) 
QUAD ~AST GATED INTEGRATOR 
(CHARGE DIGITIZER, 4XIO BITl 
DCTA~ ADC (8 ,AST 11~,88IT/CH, CUMMON 
~ATE, NIM LEVELS, BILINEAR HODEl 
12•LHANNEL ADC (12 ~AST IIP, !OBlTICH, 
1 2~PC SENSITIVITY, FAST CLEA~) 
12•CHAN 1 fAST CUNV 1 ADC(4 1 9USIS,~BIT,J2• 
DEEP BU~FERS, !18PS SENSITIVITY 1 0•2~6P~) 
!2•CHANNEL PEAK ADC (tOBITICH, ~2V FUL~ 
SCALE, fAST C~EAR, CUMMON GATE) 
OCTAL ADC (MIN 5 NSEC PULSES, ~0~ 0~ NE~ 
88IT1100 PC RESULUTION, 250 USEC CONV) 
ANALUGUE TO DI~ITAL CONVERTE~ 
(80MHZ, 12 SITS) 
16 1 000 CHANNE~ PULSE AOC (200MHZ C~OCK] 
!024 CHANNEL PULSE ADC (IOOMHZ C~OCK) 
FAST ADC(10 & !2BIT VERSIONS,~ITH SAMPLE 
AND HOLD, CONV TIME 2USEC14,bUSECl 
FAST DUAL AOC (DATA AS FO~ 2067) 
EVENT TlMER(4•CHANNEL TIME DI~IliltR, 88 
IOOM~Z ]NT, GLOCK, LAM ~HEN DUNE] 
QUAU CAMAC SCALER (4X168IT QH 2XJ281T, 
lOOMHZ) 
TIME OI~ITIZER (4X168IT,50MHZ CLUCK,wiTH 
CENT~E FINDER, USA8Lt ~lTH PRE•AHP 511) 
TIME OIGITilER (A NIM STOP CHANNtLS, 
COMMON START, 200 PSECS RESOLUTIUN) 
OCTA~ TDC (8X1!8IT+OVF 1 COMMUN STA~T, 
!OQPSEC RESOLUTION, rAST CLEAR] . 
TIME DIGITIZER 
(6 CHANNt.LS,\6 BITS, 100 HHl CLOCK RATt) 
QUAD TIME~TO•DIGITAL CONV£RTER(9~ITICH, 
1021~10NSEC RANGES 1 !JUSEC CONVER~ 1 N!M) 
OCTA~ T1Mt•TO•Ol~ITAL CONVERTfR(10~1TICH 
102/2041510 NSEC RAN~ES, FAST CLtAR) 
98 CHAN, DRIFT CHAMBER TDC (,~US/IUS 
F1 S,, 8 8IT, 40 DtEP BU~FER, DIFr liPj 
128 CHAN, MWPC ENCODER (RECEIVER, DELAY, 
I.ATCH, ENCODER, 80 HIT BUFFE~, DlF~ I/~) 
N AID CONVE~TER (!!BIT + SIGN U~ 12, CONV 
























ON 21 ~IH 
CAN 40 
fADC 2067 











































































( 1 J) 
14,1445 
14 t 1447 
14,1449 
141 14~0 






14 I 1466 
14. 1468 
\4,1469 
14 t 147 0 
14. 14/2 
14 t 14/ J 
14,1476 
14 t 141/ 
XVII 
NC DESIGNATION & SHORT DATA 
SlXTEtN fU~D TI~~-TUwDIGITA~•tUNVtRTtR 
(100MHl tXT C~UCK, 4BIT SCALt~S USfD) 
TIMt Dl~ITIZlR(4X!6BlT,CLUtK ~ATt 
70/B~MHL, ~ITH CtNTE~ FINOIN~ LUuiL) 
TIHt DIGITIZER (4X16BIT,C~UCK RAlt 
70/85MHZ,NIM ~lVlLS) 
StRlAL TIMl DIGIT!Zl~ (8X88IT 100MHZ, 
SER + StQUENT COUNT MODt,SHl~T~RtG ~All) 
OCTAL TIMl TU Dlu!TA~ CDNVtRTtR 
TYPE 




162 Analogue Output Modules (DAC) 
8 CHANNEL 8 BIT D/A CONVERTER (CUHRlNT 
OR VOLTAGE O/P 1 5LO~ ANALOG METER DRIVE~) 
&N&~OG OUTPUT (DAC 1 +10V 0/P RAN~t, 5MA 1 
&BIT RESOLUTION, SINGLE DIP) 
(SAMl ~lTH 12BIT RESOLUTION, SINGLE 0/P) 
(SAME WITH 8BIT RtSO~UTIDN, DUAL U/P) 
(SAMt WITH 12BIT RESOLUTION, DUA~ 0/P) 
(SAMt WITH 8BIT RESOLUTION, QUAD U/P) 
(SAME wiTH 128IT RESOLUTION, QUAU 0/P) 
ANALOG OUTPUT (DAC,+&w10V 0/P WANGt,5MA, 
8!IT R(SO~UTION, SINGLE 0/P) 
(SAMt WITH 12BIT RESOLUTION, SINGLE 0/P) 
(lAM~ WITH 8BIT R(SU~UTIUN, DUA~ 0/P) 
(SAME wiTH 128IT RESOLUTION, DUA~ U/P) 
(SAMt WITH 8BIT RtSO~UTIDN, QUAD U/P) 
(SAMt WITH !28IT RESOLUTION, QUAD U/P) 
ANALOG OUTPUT (DAC 1 +&•~V 01~ ~ANGE 1 5~A, 
8BIT RESU~UTION, SING~E OtP) 
(SAMt WITH 12BIT RESOLUTION, SlNG~E UtP) 
(IAMt ~lTH 88%T HESO~UTION, DUA~ DIP) 
(SA~l ~ITH 128IT RESOLUTION, DUA~ 0/P) 
(SAME ~ITH 881T RESOLUTION, QUAD U/P) 
(SAM~ ~ITM 128IT RESOLUTION, QUAU U/P) 
DURNlER MODULES ALSO MARKETED SV SlE~ENS 
OCTAL DAC CIOB!T 1 0•5V,500H~S,IOU~ECS) (SAMt BUT WITH 2'5 CU~PLEMENT 98lT+SlGN 1 
+AND• 5V 1 500HM5) 
QUAD DAC (~ CHANNEL VERSION UF DAC I082i 
(SAME, • CHANNEL VERSION OF DAC 1082(8) 
DUA~ 12 BIT DAC (+/• 10V OR +/• 5V UIP, 
~OR X•Y DJSP~AY OR!Vt) 
DUA~ 0/A CONVERTER (10 BIT, 10USlC CUNY 
TIME, +IOV 1 +AND•l0V 1 +AN0•5V ~ANGt.S) 
DUA~ D/A CONVERTER (12 BIT, JOUSlC CUNY 
TIME, +l0V 1 +AND•IOV, +AND•~V RANGES) 
OCTAL D/A CONVERTER (88IT RESO~UTlUN, 
0 TO 2MA OR 0 TO +lOV OUT) 
D/A CONVERTER (128JT,5 USlC CUNVlRSIUN, 
0/P RANGES +AN0•2 1 5V/5V/10V AND +~V/IOV) 
8 CHANNt~ 10 BIT D•A CONVERTER 
N DIGITAL TO ANALOG CONVfRT~R (I~BIT, CONV 
TIME !OUSEC, 0/P RANG[ 0 TO 5v 1 MAX 5MA) 
N DIGITAL TO ANALOG CONVERTER (4X10BIT, 
TIME IOU8EC, 0/P RANGE +~w5V, MAX 5MA) 
DUAL DIGITA~•TO•ANALUG CONVE~TER (1081T, 
OUTPUT 0 TO +IOV UR ·~ TU +5V) 
15U~ATED DUA~ DAC (10BIT 1 JOUSEC 1 10V/5MA 1 
OPTUCOUPLlR,4 TIMING M0DES 1 RANGE•MUDlr) 
QUAD DAC (8BlT,10USlC 1 5V/50MA,4TlMlNG•M, 
+,• &RANGE MODir 1 0PT 1 GROUND•REJ&,5USlC) 
WUAD DAC(IOBIT 1 10USEC,~V/50MA 1 4TIMING.M, 


















DAC I 062 
OAC 1082(8) 





J II 0 
CAM 4,10 
20AC 2011 
MANUFACTURER WIDTH DELIV. NPR REF. No. 
St." 




































































14 I 14\1~ 
14,14\10 
14,149/ 
141 1 ~0 1 
164 Analogue Handling and Processing Modules 1 (MX) 
StE A~SU DORNllR ADC TYPES 
N MU~TlPLlXtR CONTROL UNIT 
(UP TO 7 CAM 4 1 08•21 /R CAM 4 1 08~22) 
12 INPUT ANALUGUf MULTIPLtXt~ (RANDU~ UR 
StAN ACLESS CUNTRULLtD BY S~IP RtGISTt~) 
XVIII 
CAM 4 1 0tl"1 //4 
MX ~025 112 ( 0) 
NC DESIGNATION & SHORT DATA 
12-C"A~NtL ANAL0GUt MULTIPLtXtH 
(Ftl, 5 USEC SwiTCHING T!Mf 1 +I•IOV) 
~IOl•BAND ROUTt~ (12•CMA NNtL 50 UMMS 
ANALUGU£ MULTIPL~•ER) 
I~ CHANNfL MULTlPL~•tR {ANALUGU~ SIGNALS 
ROUTlD TO ADCIDVM,DIRECT + SCAN MUD~S) 
DORNl~R MODULES ALSO MA~KfTED 8V SltMENS 
RELAY MULllPLtXtR(Jb CHA NN tLS, MAX 200VI 
~OOMA OR IOVA 1 DATA~AY StT+lNCH ADDRfSS) (WITH FRONT PANEL CUNNLCTUR) 
(SAMt wiTH LOw TM[R MU VOLTAGl CO~TACTS) 
(~IT" FRONT PANEL CONNtCTUR) 
ANALUG MULTIPLEXER (15 C"A NNELS,~EtD 
RELAYS 1 MAN AND OATAWAY SfL 1 EXPANDA~Ll) 
lo•CHANN[L AID CONVERTfR 
(DlF~ERfNTIAL INPUTS, II BITS + SIGN) 
N 16•CHA~NEL AID CONVERTER (ACC EPTS 4•20MA 
CURRENT INPUTS, II BITS) 
15 CHANNEL RELAY MULTIPLEXER 
15 CHANNEL RELAY MULTIPLtXER 
MASTER MULTIPLfXER (16 CH 1 4 POLE REED) 
SLAVE MULTIPLEXER (lb CH, 4 PULE REED) 
16 CHANNEL RELAY MULTIPLEXER 
STANDARD LEVELl 
(SAME FOR LOw L~VEL) 
MULTIPLEXER MANUAL CUNTROL 
MULTIPLEXER 16X4 CONTACTS 
16•CHANNEL FAST MULTlP~EXER (FET 
SWIT~HES rUR AOC 124J AND 1244) 
F~T MULTIPLEXER (16 CNANNfL~, 
MAX +OR-IOV, DATAWAY S~T + !NCR ADO~ESS) 
(!AM~ WITH FRONT PANlL CO~NECTURJ 
FET MULTIPLEX~R (lb Ol~F I/P 1 
MAX +OR•IOV, OATA~AY SET+INCR ADDRESS) 
(WlTH ~RUNT PANEL CUNNECTUR) 
16 CHANNEL AID CUNV~RT~R (~ET MUX DlFF 
INPUTS, 12BIT AUTO CYCLING, DUAL SLOPE) 
N 16 CHANNEL FAST DIGITAL MULTlPLtXtR 
(PULSe wiDTH MIN l NSEC) 
N 16 CHANN~L MULTIPLEXtR (S~!TCHIN~ UF 
~IRES, MAX 500HZ, MAX I OOV) 
N 16 CHANNEL MULTIPLtXtR (S~ITCHlN~ Uf 4 
W!RtS, MAX ~OOHZ 1 MAX 100V) 
MULTlPLtXER•SOLID STATE (16 SIN~LE•~NDED 
OR 8 OIFF CHAN,RANDU M OR SEQUENT ACCESS) 
SOLID STATE MULTIPLEXER (16 CM 1 RANDOM, 
& StUUENT ACCESS, MULTl•MUX SCAN MUDtl 
J2 CHANNEL ANALU~ ~ULTIPL~XER (StRVt AS 
CHANNEL EXPANDER FOR 5301 DATA SYST~M) 
N J2 CHANNEL ANALUG MULTIPLEXER 
(MAX !00KHl 1 MAX +&•bV IN) 
RtLAY MULTIPLEXER (32 CHANNtLS) 
MULTIPLEXER 32X2 CONTACTS 
FET MULTlPL~XER (J~ CHANNELS, 
MAX +UR•10V, DATAwAY SFT+!NCR ADDRESS) 
(wiTH FRONT PANtL CONNECTOR) 
FE T M U L T I PI. £X E R ( J 2· D IFF I If> , 
MAX +OR•IOV, DATAWAY SrT+INCR ADURtSS) 
(SAME WITH FRONT PANtL CONNtCTU~S) 
FET MULTIP LEXER (b4 CMANNtLS 
MAX +UR•10V, OATA,AY SETtlNCR AD ilRtSS) 























CAM b 1 0J 
CAM 4 1 08•21 
90~b 
MX 01 b 
!:>I 0 I 







tll I<A ~YSTE M S 
UU 200•10J2 DUt<Nlt:.~ 
DU 200•12 J2 
()U 200•12Jl 
DU 200 •1 0bl DU~~ltR 
DU 200•1 2bl 




































I I 2 
IIJ 
IIJ 







141 1 bQ7 






NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
165 Analogue Handling and Processing. Modules II (LIN. Gates, Ampl., Discriminators etc.} 
N PREAMPLIFIER 
(GAlN RANGlS~• Xl0 1 XJ0 1 XIOO, XJOO) 
N FILTtR AMPLIFIER 
(GAIN RANGE~· OFF, X1, XIO) 
ACTlVl fiLTER AMPLlFllR(!O ~ 1000 GAIN, 
,2~•4USEC GAUSS, PULSE S~APING,0•10V OUT 
BASEL!Nl RESTORER(,!% CUUNT RATE STAB!~ 
UP TU ~OKHZ,O•IO I/0 SIGNALS 1 1V/V GAIN) 
DELAY AMPLIFIF.R( 1 25 • 4 1 75USE~ DeLAY, 
0 TU 10V lN/UUT SIGNALS, IV/V ~AlN) 
SUM•lNVERT AMPLI~IER(,2% NUN•LlNtARITY, 
IV/V CAIN, 0 TO lOV IN/OUT SIGNALS) 
LINEAR GATE (,2% NON•LINlARITY, t/• 1V/V 
GAIN~ 0 TO 10V IN/OUT SIGNALS) 
PULit STRETCHERC,05• 1 9USEC liP •IDTH, 
1USE~ 0/P wiDTH UF PULSES, 1 9 VIV Gf\IN) 
SINGLE ~HANNEL ANALYSER (,2•10V LU/HI 
LEVEL, 1 2•2V WINDOw, ,S•2,5USEC UELAY) 
·LINEAR RATEMETfR (10 TO lOOK CPS RANGEr 
' 18 TO JOS TIME CONSTANTS) 
LOGIC SHAPER AND DELAY ( 1 2 TU 110USlC 
DELAY, 1 2 TO 11US~C UIP PULSE wiuTH) 
UNIVERSAL COINCIDENCE 
( 1 1 TO 2USEC RESULVING TIMl) 
N FAST AMPLIFIER C200V/V CAIN, IONS RISE 
TIMt, 200NS Tt DIFF, 200NS TC INTEGR) 
''N our (I NlM IN, 2 NIM ' 1 COMPL TTL OUT) 
CAMAC CONTROLLED PULSE SHAPER (4 PM I/P, 
4 NlM I/P ' 6 NIM 0/P) 
DUAL PULSE DELAY UNIT 
SAMPLE•AND•HOLD AMPLIFIER (DUAL DIF~ 
AMPL,+1•10V RANGE 1 20MA OUT 1 5USEC StTTL) (SINGLE AMPL VERSION, BOTH TYPES HAVE 
HOLU . AND TRAC~ MODES) 
PRO~~AHA~Lf A~PLIFIER/ATTENUATOR (GAIN 
ODB TO bOD~ IN IO STlPS, ATTENUAllUN ,~) 
. (SAMl BUT DUAL CHANNEL VERSION) 
PRO~~AMMABLE AMPLIFIER 
(GAIN I• 10 1 100, 1000) 
(SAME BUT DUAL CHANNtL VERSION) 
PROG~AMMABLE PRESISIUN ATTENUATO~ 
(1/1 TO l/2048, 20V MAX I/P ~ANG~) 
DIGITAL WlNDUw DlSCRlMINATUR (wiTH 
128X16BlT BUFFER, PA~ALLEL + SERIAL 1/~) 
N TIME TO PULSE HEIGHT CONVERTlR (START• 
STOP liP, MAX 2~6NSEC, RESOL 100PSEC) 



































17 Other Digital and/or Analogue Modules- Mixed Analogue 
and Digital, Not Dataway Connected etc. 
N PROM PRUGRAMMER 
N DUAL BRIDGE PO~ER SUPPLY 
(FLUATlNG OUTPUTS EACH ~AX 24V/200MA) 
N OCTAL FLOATING POwERED BRIDGE 
(PT•THERMOwR APPL, USE wiTH CAM 4 1 08•21) 
N OCTAL FLOATING POwfRfD BRIDGE 
(PT•TMERMO•R APPL, USE WITH CAM 4 1 08•?2) 
N COLD POINT POwtR SUPPLY 
(FU~ COLO POINT RfFf~ENCf BRlOGt~) 
OETtCTUR BIAS SUPPLY (0 TO +/•20UOV, 
1MOH~ AND 10MUHH OUTPUT RESISTANCE) 
NUME~lCAL CONTROL SYSTlH, CU MP~i~!NG 
DATA wRITER AND DISPLAY 
SERIAL CUNTR OLLt~ 
DATA RlCtlVER ~UR MECHANICAL u~twAl!UN~ 



































/14 14 ,lbbl 
114 14 1 1 bo2 
114 14 1 I bbJ 
(7) 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
l1 J J 
CUR~t.NT SOU~t~ //j 
(IMA TO IOMA A~D FU~ PT 100 ADAPIUk) 
2 SYSTEM CONTROL EQUIPMENT- COMPUTER COUPLERS, 
CONTROLLERS AND RELATED EQUIPMENT 
21 Interfaces/Drivers and Controllers- Parallel Mode for 4600 Branch 
and Other Multi-Crate Bus, Single-Crate Systems, Autonomous Systems 
211 Interfaces/Drivers for Multicrate Systems I (4600 Branch Compatible) 
!XftUTIVE. SUITt 
ASSEMB~Y OF MODUlAR CONTRO~LE~~ 1~ CAMAC 
CRATf, COVERS SYSTEM COMP~EXITY ~ROM 
SIN~lE SOURCE•SING~E CRATE TU MU~TI 
SOURC[wMU~TI CRATE SYSTEMS,CUMPRISING 
EXECUTIVE CONTROL~lR (TRANSFORMS 
STANDARD CRAT~ INTO SYSTEM C~ATE) 
B~ANCH COUP~ER (ONE Pt~ BRANCH, MAX 7) 
AND SYSTEM INTlRFACf SOURCE UNIT~, ALSU 
OPTI0NA~~y AUTONOMOUS CONTRU~LtR SUU~Cl 
UNITS (ALL INS~~TED INTO SYSTEM CRATE) 
POP•II SYSTEM INTERFACE, COMPRISING 
PROG~AM TRANS~ER INTERFACE 
UNIBUS TERMINATION UNIT 
INTE~ UNIT BUS (LINKS UNIBUS TU 
AL~ SI SOURCE UNITS FORMING INTE~FACE) 
INTERRUPT VECTOR GlNlRATOR (ADDS AUTONU• 
MOUS ENTRY 0~ G~•DERIVED INTERRUPTS) 
AUTONOMOUS HEMURY ACCESS CONT~UL~ER 
(2 USEC/WORO TRANSFER TO PDP•II ~TURf) 
NOVA/SUP~RNQVA SYSTEM INTERFACE, CUMP~ 
PROGRAM TRANS,ER INTERFACE 
l/0 SUS TERMINATION UNIT 
INTER UNIT BUS 
INTERRUPT VECTOR GENERATOR (~~6 ~IT TRAP 
STORE, BRANCH OR GL PRIORITY MUOtS) 
INTtRDATA 70•8ERIES ~YSTtM INTlR~~C[ 
COMPRISING 
PROG~AM TRANSFE~ INTERFACE 
I/0 BUS TERMINATIO~ UNIT 
INTI:.R UNIT BUS 
INT~HRUPT VECTOR GENI:.RATUR (2~b ~IT TRAP 
STPRI:., B~ANCH UR GL PRIORITY MUDI:.S) 
HONI:.YwEL~ 3161516 SYSTEM INTERFACt 1 COMPR 
PROGkAH TRANSFER INTERFACE 
I/0 ~US TERMINATION UNIT 
SYSTEM INTERFACe BUS 
GEC 4080 SYSTI:.H INTE~FACE, COH~RISING 
DIRECT TRANSFERS lNTI:.RFACI:. 
INTERRUPT VECTOR GENI:.RATOR 
BLOCK TRANSFER CHANNI:.L CUNTROLLEH 
INTE~ UNIT BUS 
AUTONOMOUS MEMORY ACCESS CUNTRU~Lt~ 
(2 1 ~ US/wORD TRANSFE~ TO GEC•4080 STURE) 
GEC 20~0 SYSTEM INTERFACE 
(SAMl ITEMS AS FOR GEC 4080 INTE~FACI:.) 
SYSTEM CRATE TEST UNIT (TwO•COMMAND TEST 
UNIT FOR CHECKING SYSTEM CRATE SYSTEMS) 
BRANCH HIGHWAY DRIVE~ 
HICRUPROGRAMHED ~RANCH DR[VE~ ~OR PDP•II 
(~ROM 256 UP TO 4K WORDS HI:.HORY) 
UNIBUS CA~~E ASSEHBLY 
POP•II CAMAC CONTRO~LER(SEQUtNTIAL ~tAD/ 
wRITI:. 1 24 GRAOED•L INTERRUPT DIRECTLY) 
PDP•15 CAMAC INTI:.RFA~I:.(I8/24BIT,~RUGR, 
SEQUENT ADOR AND BlOCK T~ANSfl~ HODES) 
PDP•II INTI:.RFACE/BRANCH DRIVI:.R 
(24 VECTOR ADDRlSSES, PROGRAMMED A~D 
HU~TlPLI:. OHA•TRANSFI:.~, AODRtSS SCAN AND 
•LIST MODI:., ~FPEAT~, LAM• AND STUP MODEl 
POP•Il BRANCH DRIVtR (EUR 4600 CUHPAII• 
BLI:.,PROGRAHHED ANO StQUfNT AOOR MODES) 
N PDP•Il lNlt~FACE (8RANCH AND/UR ~l~lAL 
HIGHWAY, DMA, BDOII REG, ASSlGNMt NTS) 
PDP•ll ~RANCH ORIVtR 






















81 o I 
CA ,11•A 
CA 1 b A 
l:lD•011 
211 






Bl ~A SYS!I:.MS NA 
0 t. NA 
() l c 
NA 










































14,20 I J 
NC DESIGNATION & SHORT DATA 
INT~~FACt AND D~IVlR FU~ POP 11 U~ PDP 8 
MULTI•C~ATt SYSTtM, COMP~ISING 
BRANCH ! NTUIFACt 
16•81T CONTROLLt~ (~lTH EITHER Or THl 
FOLLOwiNG INTERFACE CARDS ) 
PDP 11 INTER~ACt CARl> 
INTERFACE CARD FUR DEC PDP 8 StRltS 
INTl~FACt CAMAC•PDP II (PROG~AMMtD,ijLUC~ 
TRANSFER AND SEUU~NTIAL ADCR MUDtS) 
NOVA ijRANCH DRIVER 
NOVA BRANCH DRlVtR WIT~ DATA CHANNEL 
NOVA BRANCH DRIVlR 
I~TE~~ACt/SYSTEM CONTROLLER TO H~2100 1 
2114, 211~. 2116 
PRlMt COMPUTtR BRANCH DRIVER (WITH OTM, 
PRIM£ COMPUTER BRANCH CABLE TYPE 8103) 
INTERFACE FOR VARIAN 6201/L/~ COMPUTER 
(PROGR 1 SEQUtNT AND BLOCK TRANSFlRS) 
N CTL MODULAR UNE AUTONOMOUS B~ANCH 
HIGHWAY CONTROLLER 
SySTtM CONTROLLER FON SIEMlNS 404/3 
{TRANSftR OF 16 OR 24 BIT DATAWO~OS 
PARALLEL ijRANCH COMMAND CHAiNlN~) 
(SAMt BUT ~ITHOUT COMMAND CHAINlN~) 
SYSTlM CONTRULLE~ FOR SIEMENS 404/l 
{TRANSFER OF 16 OR 24 BIT DATAWORDS 
PARALLEL BRANCH BUT NO COMMAND CHAINING) 
MlCRUDATA 800/ClP 2000 BRANCH O~l~tR 
B~ANCH O~IVER (24BlT 1 PROGR, Sl~UtNT AND 
BLOCK TRANSFER HODES, MAX 7 C~ATtSl 
~RANCH DRIVlR • INTERFACE FQR 1001 TPA•! 
AUTONOM ADAPTfR 
{INTERFACES CAMAC TO AUTUNU~OUS ~HANNEL) 
lNT~RFACE•DRIVER ~OR VARlAN 7J/b£0I/b20L 




lNTlRFAC~ CA~D FUR VARIAN 'ltb201/620L 
SERIES COMPUTERS 
SYSTeM CUNtRULL~R FUR Sl~MENS J2U/JJO 
(AUTO•CL~ 24 VECTOR ADDR, PROGRAMMED i 
OMA TRANSF, ADDR•SCAN 1 INCREM 1 RAN~UM LIST 






!CP I!I!Cf' II A 







CAM 11 04 




212 Interfaces/Drivers for Multicrate Systems II 
MANUFACTURER 
t,Sl WA SYSH.MS 
1:!1 ~A SYS Tt.MS 
Bl t<A SYSitMS 




(for other Paraliel Mode Control/Data Highway) 
DEDICATED CRATt CONT~OLLlR FUR NUVA 
TERMJNATOR FOR NOVA 1/U BUS 
BIDIRECTIONAL DATA BREAK MODULt ~OR PDf'S 
COMPUTERS .(FOR USE •ITH 7048•2) 
PROG~AMMlD DATA~AV CONTROLLER (PART OF 
7000•SER SYST£M ~ITH EXT CONTR HIGH~AV) 
COMMAND G~Nli<ATUR 
TRANSrER REGIST~R 
PROGRAM CONTROL UNIT 
WlRtD STORE 
CONTROLLER/INTE~~ACE FOR T!600 CUMf'UTE~ 
(MAX 8 CRAftS, PROG/AOOR 1 SCAN/STUP MODE) DMA MUDULt . 
CRATt CONTROLLER FOR NOVA COMPUTlR 
CRATt CONTROLLE~ BUS Tt~MlNATO~ ~OR 






0Jb2 .. 2 
7044 •'1 
JeT 16•10 































































213 Interfaces/Drivers for Single-Crate Systems ( 4100 Dataway Compatible) 
SINGLt ~RATt SYSTEM CONT~OLLtRS(St~ 
EXECUTIVf SUITE, C~ASS ,211) 
POP•1!•SERilS C~ATl CONT~OLLlR 
CRAft CUNTROLLER/PDP11 UNIBUS ! NllKFACl 
NPR CONTROLLER ~OR DMA T8 PD~Il t,~, VIA 
!bJJA CR4TE CONTRDLLtR/l NTfRFACE . 
S!N~Lt CRAll CUN TRULLEN/PDP•11 l NT t~FACE 
(MULTIPLt BUS ADDRESS Vf.RSl UN ) 
1J 04 
lb.3.3A 
ll l ~A SYSTU<S II ..I 
112 4) 
NA //J 
0 t r; //4 9) 
NC DESIGNAiiON & SHORT DATA 
SIN~~~ CRATf CUNTRU~~£R/PDP•I1 l~tc~fACE 
(PRU~RAMM£0 TRA~SFlRS, ~ITH NAF ~EG & 
CONNECTOR TU OMA OPTlON c•~tlw~~) 
PDP•ll OMA INTF~fACE FnR CA•II•'~ (B DMA 
CMANN~~S, MI OR ~IST MnOl, l~alT ~c, CA, 
OFFStT fOR ~ACH CHANNEL~ LIMIT ~tG I STE~) 
N PO~t~ SUPPLY FO~ CA•11•f CONT~U~LER 
(GENERATES AC LO & DC LU) 
DEDICATED CRATE CUNT~OLL~~ fUR POP-11 
(MU~TIP~t TRANS FER OR AUTO ADORlSS SCAN) 
SING~E CRATE CONTROLLER FOR PDPw6/E 
ADOR 1 wSCAN MOO~, OMA !/0, MA~ 22 LAMS) 
UNI~US CRATt CONTROLLER PDP•11 
INTERFACE .NO DRIVE~ FUR POP 11 uR PDP 8 
SINwLE CRATE SYSTtM, COMPRISlN~ 
16•8!T CONTROLLER (~ITH EITHER 0~ THl 
FO~LU~ING INTER~ACE CARDS ) 
POP 11 JNT[RFACt CARD 
INTERFACE CARD FOR Ott POP ~ StRIES 
AUTO~OMOUS CONTRULLEH FOR POP 11 
CAMAC C~ATEwPDP 11 INffRFACf. 
UNISUS TERMINATOR 
UNII:IUS t.xTENDf.R 
CRAT~•SVSTEM CONTROLLER FUR POP•II 
(24 BIT READ & WRITE CAPA~ILITIES) 
NOVA•SERIES CRAft CONTROLL~R 
SIN~LE CRATE CGNlROLLER TO HP COMPUTERS 
WITM ~XT SYNCHRONISATION FACILITiES 




INTERrACE CARD ~OR HP 2114~2115 
N CTL MODULAR ONE PR OGRAMMED OATA~AY 
CONTROLLER 
VARiAN•CAMAC INTERFACE CRATE CONTRULLE~ 
Clb~lT SEGUENT•~LdCK TRANSFo I C~/CRATt) 
N CRAT~ CUNtROLLER•INTERfACE FUR 1001T~A•I 
INTE~FACE•DRIVER FOR VA~lAN 7J/b~OI/b201. 
SIN~LE ~RATf SVST~M,COMPRISING 
t6-8IT CONTROLLER 
AND 
lNTE~;ACE CARb FOR VARIAN 7J/6201Jb20L 
SERltS COMPUTERS 




lNTt~FACE CARD fOR MUNEYw~LL Jl6•~16 
INTtHFACt FOR K202 COMPUTER (24~1T,AUTU• 
NOMOUS 8LOCK TRANS,ERS TO/FROM MlMORY 1 
L•NUMBER INTERRUPT ENCODER) 
SIN&LE CRATE CONTROLLER FOR M!CR~L N/G/S 
C~Alt ' INTERfACE f(IR MULTI 20 OR MULTI 8 
CRATt CUNTRDLLER 320 








J CC II 
J UT 11 





1 1 7':) 
C JOO 










D t C 
EGII.l./URTH 
NULL, tNTt~P~lStS 
~I ~A SYSTEMS 
NU~L, tNTtRP~1StS 
C T L. 
IN~URMATt JO. 
PULUN 
k 2 f 



















































14 0 ilOo7 
1~,20o2 
l4 1 ~06J 
214 Controllers for Autonomously Operated Systems (and Related Units) 
DATA PROCESSOR (AUTONOMOUS PRUG~AMA~LE 
SIN~Lt OATAWAY CUNT~OLLtR 16 Rt~!STEHS 
DATA PRUCtSSOR (AUTONOMOUS PRUG~AMABLt 
SIN~Lt OATAwAY CONTRULLER 16 RtGIST~RS, 
REGlSTEKS AND MEMQRV tXPANOABLt) 
N MIC~UCOMPUTER 
N CRAT~ CONTROLLER FOR 38~0 
CADET (S!NGEL•CHATt CONT~OL.LER FU~ KtAD• 
ONL.Y . SYSTEM, INCL MODUL.E TEST ~DISPLAY) 
PRINT BUFFER (ALLO~S A PARALLl~ ~RlNTt~ 
TO ~~ USED ~ITH THE tT ?.0~8) 
PRU~~AMMABL~ CRATE CONTROLLER 
P~OGkAMMA8Lt CRATE CUNTROLLE~ 


















t 1 j) 
NC DESIGNATIOl'l & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
CAMAC MlCRUPROCESSU~ CRAll CU~T~ULLfN 
217 Other Parallel Mode Interfaces/Drivers/Controllers 
SVSTt~ CRATE CU~TRU~LtR 
MODCUMP I 1 MUDCQMI' 1 I & 'IIJD(UMP Ill 
SYSTtM DRIVER(USE wiTH JQ60) 
CONTROL DATA 6000 SEHIES SYSTEM ORIVfR 
(USt: wiTH JllbO) 





22 Interfaces/Controllers/Drivers for Serial Highway 
SERIA~ CRATE CONTROLLER TYPE ~·1 
(CONFORMING TO tSONl/SH/01 AND EwRATA) 
SERIAL EXTENSION UNIT, 8 ijiT HYTt SfRIAL 
~INK, BRANCH COMPATla~E, CONSISTING OF 
SERIAL CRATE CONTROLLER •L•1* (CUNFURM~ 
TO E~ONE/SH/01 & TlD•26488 + f~RATA) 
MANUAL SERIA~ DRIVER (BIT/BYTE HUOl, 
MU~TlPLl MESSAGES, EHRQR GENlRATlUN) 
N POP•11 INTERFACE (BRANCH AND/OR ~tRIAL 
HIGHWAY, 0MA 1 SDOII REG, ASSIGNMtNTS) 
N MAST~R LOOP CONTROL UNIT 
SERIAL MIGH~AY ~UOP CONTROL UNIT 
TMAN~F, ISO~ATED SERIAL OwPORT ADAPTER 
N CRATE CONTROLLER EXPANDER 
N SERIAL CRATE CONTROLLER TYPE ~·I 
TYPE L•l CRATf CONTRO~LER FOR THE 
"STANDARD" SERIAL HlGH~AY 
ORIVlA fOR SERIAL ~IGHWAY 
ORIVt.R FOR SERI4~ HIGHWAY 
(~ITM 256 WORD FIFO BU,FlR) 
N SERIA~ HIGHwAY CUNTROLL~R 





J\IJO Kl~tTlC SYSltMS 
J9JI Kl"'f:.TlC SYSTEMS 
J9J2 l<l~E T lC SYSH.MS 
3940 Kl~tTlC: SYSTEMS 
J9!>0 l<l'•t. T lC SYSTEMS 
Jll52 q~f:. T 1(; SYSTEMS 
J992 Klf'<t.TlC SYSHMS 
3\194 l<l"Jt.TlC SYSTt.MS 
9080 NU~L 1 ENTt.RPRlStS 



















23 Units Related to 4600 Branch or Other Parallel Mode Control/Data 
Highway- Crate Controllers, Terminations, Lam Graders, 
Branch/Bus Extenders 
DISPLAY DRIVER(CUNTRULS 72A DISPLAY, 
A~SO CRATE CTR AND BRANCH DRIVER) 
72A 
231 Crate Controllers (Type A-1, Other CC Types) 
TYPE A•l CRATE CUNTRULLER 
CRATE CONTROLLER ;ESUNE TYPE All 
(CUNFURMS TO t.UR4600 SPlCS) 
CRAll CONTROLLER TYPE CCA•I ACCUWDlNG TU 
EUR4600 SPECS •ITH Ct.RN UPTIONS 
CAMAC CRATE CONTROLLER TYPf A•l 
(CONFORMS TO t.UR4600 SPECl~lCATlUNS) 
t.SONE TYPl A1 1 CRATE CUNTRULLt~(,ONFURMS 
TU lUR4600 SPtCS, INCL Ct.RN HOLD OPTION) 
CRATt CUNTROLLtR TYPE A•1 
(CONfORMS TO tUR4600 SPECS) 
BRANCH CRATt CONTROLLtR/TYPE API 
(CONfORMS TO EUR 4600 SPfCS, 1972) 
TVPE A•l CRATE CUNTROLLtR 
N TYP~ A•l CRATE CONTROLLER 
(CONFORMS TU EUR4b00 SPECS) 
CRATt A•l CONTROLL~R 
(CUN~ORMS TO tUR 4600 SPECS) 
CRATE CONTROLLER TYPl A (CON~UR'IS TU 
EUR4b00 SPECS) 
CRATE CONTROLLER TYPf:. A•l 
(CONFORMS TO fUR4600 SPECS) 
A•l CRATt CONTRULL~R (CUf'<FORMS TU 
EUR4600 SPECS, lNCL CERN SPlC HOLD LlNl) 
XXIV 
1 JO I Ill IH SVSftMS 
1502 tlU~t:.R 
DU 200•290!> llU><Nlt.~ 
CCI 01 lulCiiUHTEC 
cc 2405 C.E.C•H.LlUl T 
70A 
J900 











































NC DESIGNATION & SHORT DATA 
C~All CUNT~OL~l~ AI 
(EU~ 4600 SPlCS AND ~ERN NUlt J~·OO) 
TYPt A•l (ESONf) CRAft CUNTRULLtN 
TYPt AI CONTR OLLlR ~lTH TtRMlNAT U ~ 
(ME~TS 4b00 SPECS Of JAN 1972) 
232 Lam Graders 
LAM ~~ADER (24 BIT MASK REGISTt~, 
PLU~•lN PATCH BUARO, CERN Ob4) 
LAM ~RADER (lNTE~NALLY P•TCHABLE, S~ITCH 
SELECTABLE MULTl•CRATE BG·RtSPUN~l) 
LAM GRADE~•SURTE~ 
N LAM ~RADE~ (24 BIT) 
LAM ~RAOUl 
(DESIGNtD TU EUR •600 SPlCS) 
PRIU!o!ITY GRADER 
LAM GRADER (CERN SPECS 06.) 
~AM GRADER (CERN SPECS 064) 
LAM GRADER (24BIT MASK REG, wiTH CABLE, 
PATCHABLE C•ADDR•REG fUR MULTI•C~ATE BG) 
N LAM GRADER(24IIP•&24MASKfO•&SUM•LAM•LfDS 





CAM I 1 10 
90J7 
C I 07 
L.G 2001 
233 Terminations (Simple, with Indicators) 
BRANCH HIGHWAY TERMINATOR 
BRANCH TERMINATION UNIT 
C~lTH BUl~T•IN CABL.EJ 
BRANCH TERMINATION UNIT (NON INDICATING) 
BRANCH TERMINATION UNIT 
BRANCH TERMINATOR 
BRANCH TERMINATION wiTH INTEGRAL. CABLE 
BRANCH TERMINATOR IN A CUNNECTUR 
N BRANCH TERMINATOR 
BRANCH TERMINATOR 
BRANCH TERMINATOR (NUN•INOICATING, 40 CM 
fLYlNG . CABL.E wiTH BRANCH CONNECTUR) 
(OlTTu, XXX• CABLE LENGTH lN CM) 
CRATf CONTROLLER BUS TEHHINATOH ~0~ A•1 
CRAT~ CONTROLLtH 
BRANCH HIGH~AY TERMINATOR 
BRANCH HIGHwAY TlRMINATUR 
BRANCH HIGHWAY TERMINATO~, WITH DISPLAY 
BRANCH TERMlNATOH (FULL. BRANCH MUNITU~ 
~lTH - !NTERNAL STORAGE AND LED Dl~PLAY) 
VISUAL BRANCH TERMINATOR (STURES AND 
DISPLAYS ON LEOS BRANCH SIGNALS) 
BRANCH TERMINATIUN ~ITH BRANCH DISPLAY 
N BRANCH TERMINATOR (WITH INDICATO~S) 
BRANCH T~RMINATION UNIT 















234 Branch Extenders, Bus Extenders 
DI~~lRENTlAL BRANCH EXTENDER 
(FON ~XTENOING BRANCHlS UP TU J ~H) 
BRANC~ HlGH~AY T~ANSCElVtR ~U~ LU Nb 
DISTANCE TRANSMISSION 
SERIAL DRlVlR (TrRMl~ATtS ~RANCH HIGH~AY 
AND ktT~A N SMITS COMMAND SERIALLY) 
SE~lAL. RlCllVER (RtCEivfS SlklAL DATA, 
DRIVtS TYPE A•l SYSTlM 1 UPTILAL lS UL) 
Dt:ll b!iOI 







wf NlEL lLEKTNUNlK 






Jow .. AY 
SllMENS 
GtC•lLLI UT T 






















































14 1 i/118 
14. <!119 
14,2120 
I~ 1 2121 
l4,il 122 




I4 1 21JO 
l4 1 21JJ 
14,ii!J4 
XXV , 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF, No. 
U~l~US lXTENDER, TRANSM!TTt~ 
IHCEIVER 
(~ 0~ DISTANCES UP TO 200 M~T~t UM M0M l) 
3 TEST EQUIPMENT 
31 System Related test Gear 
SVSTtM (Mt.(K OUT UN IT, ST U~ fS D41A ~ 
CUMMA~D 1~ RtADAbLf ~fGS 1 PRuG~AMMABLt. 
SVSTtM Tt.ST UNIT (~0~ rXECUTl~E SUIT 
SYSTEM CO~fiGURATIO~, SEf MX•CT~•2) 
311 Computer Simulators 
PDP•!! SIMuLATOR 
Tt.ST MODULE (USEU IN SYSTEM TEST OF 
READ/wRITE CAPA~ILITY) 
T£51 CO~TRD~LlR wiTH PROGRAM PLU~BUARD 








~~ ~A SYSllHS 
32 Branch Related Testers/Controllers and Displays 
321 Branch Testers/Controllers (Manual, Programmed) 
MANUAL B~ANCH TESTER (TYPE A SYST~M Tt.ST 
SET ~ITH MX•CTR•2 & ~R•CPR•2) . 
N MANUAL CONTROLLER (SwiTCH£S FU~ N,A,F,C, 
I,L, OP•MODtS• RfPEAT,SINGLf & STtPPING) 
BRANCH HIGHWAY TfST POINT MODULt(24 Dl~• 
ECT 1 22 1ND!R£CT ACCESS POINTS ~UR TEST) 
BRANCH HIGHwAY REMOVE INHIBIT MODULE 
(RtMGVES INHIBIT FROM BCR/8A/Bf/t:IN/8TA) 
MANUAL ~RANCH DRIVER (FOR TESTING TYPE A 
SYSHMS) 
MANUAL BRANCH CONTROL SET 
(COMPRISING TYPES C COB 10 AND T CMB 10) 
SC•TST•I GEC•ELLlOTT 
110 PULUN 
Cl> l t! l 04 
Co It! l 05 
Mt:ID JUt~Gt.R 
C CMtt l 0 
33 Dataway Related Testers and Displays 
331 Dataway Controllers/Testers Manual, Programmed) 
N MC ~URD GENI:.RATUR FUR USE ~ITH TYPE 110 
(25 BITS ~oRO TU w BUS ~INfS) 
N ~ORU DISPLAY FOR USE wiTH TYPE 110 
N TEST ro~TROLLt.R24 
N TEST CONTRO~LER25 
~ANUAL CRATE CONTROLLf~ 
MANUAL CRATE CONTROLLER 
N MANUAL DATAWAY TEST CONTROLLER 
MANUA~ DATAwAY CUNTRULLtRJDISPLAY SYSTtM 
INTtRFACE TO DATAwAY 
CONTROL AND DISPLAY CRATE 
TtST MODULt FOR C~ATE CUNTROLLtR AND 
DATA,AV 
MANUAL 24 BIT CRATE CONTRULLtR 
DYNAMIC TtST CONTRULltR (GENtkATt.S ALL 
POSSIBLE CAMAC COMMANDS IN S!NGI,.t CRAll) 
DYNAMIC TEST CONTR OLLER (? SIHULT TRANS~ 
SINGLt,STtP•BY•STtP AND CONTl~UOUS HOOt) 
DATAwAy SER~ICE MODULE 
N MANUAL INPUT/OUTPUT (TFST UNIT PNUVIDF~ 
MANUAL DATA INP uT ~ ~ISUAL DATA UUTPUT) 
CUNTkOLtUR SURTif OAlA•AY 






CAH 7 1 01 
A 1 l 0 
DA 10 
Al 10 
























































14 1 JO 11 
14, JO 14 
14, JO I 7 
I4 1 J018 
l4 1 J019 
l4,J0 ,20 
l4,J021 




NC DESIGNATION & SHORT DATA 
332 Dataway Displays 
N OATA~AY DlSP~AY 
CA~AC fEST MOOU~E/DATAWAY Dl~P~AY 
CA~A~ DATA~AY DISPLAY (DATAWAY SlGNAL 
PATTERN STuRED/DISP~AYED 1 2 TEST MODfS) 
CAMAC DATA"AY TEST AND DISPLAY MUOULl 
DATA~AY MEMORY 
(DIS~LAY + READA~LE ~EGISTERJ 
DATA~AY DISPLAY (STO~ES AND DISPLAYS 
DATA~AY SIG~A~S, FARWQXCIZSIS2BP!P2) 
DATAwAY DISPLAY (SEPARATE R • w UISPLAY, 
TRACKS OR STORES, ~ANUAL CLEAR) 
DATAIIIAY DISPLAY 
DATAWAY DISPLAY (WITH MEMORY, rOLLUw, 
ON•~l~E & TRIGGER MOOtS) 
DATAWAY DISPLAY 
OATAWAY DISPLAY MQDUkE 
DATAWAY DISPLAY (DISPLAYS AND STURtS 
DATAWAY SIGNAL PATTERN) 
TYPE MANUFACTURER 
7J4b~j/A 





J290 Kl'<I:.TlC SYSH.MS 
9554 ~UCL 1 lNTt:.RPR!SlS 
34 Module Related Test Gear (Module Extenders) 
CAMA~ MANUA~ ~ODULE TESTER 
341 Module Extenders 
CAMAC EXTENDER MUDU~~ 
EXTENSION FRAME (MODU~E ~XTlNDt.RJ 
~ODU~~ EXTENDER (+AND•6V 1 +AND•24V ~USED, 
RETRACTABLE LOCKING DfVICE) 
EXTlNDER MODULE 
(FUSt.D +&•bV AND +&•24V 1 SUPPO~T A~M) 
EXTlNDER MUDULE (w/30 POS PC tDGl CONN) 
N EXTENDER CARD 
N DATAWAY EXT!NDER MUDU~f 
BUFFERED EXTENDER (2~NSEC PROPAGATIUN 




DATAWAY EXTENDER MODULE 
EXTENDER (XXXaLtNGTH Of CA~L~ 
IN MM BEYOND ~ACK, . SING~E wiDTH) 
(OlTO, DOUBl.t. WIDTH, fiXED SIDES) 
(DITO, DUUB~E WIDTH, HlNGtD SIDt.S) 
PROLUNGATEUR POUR TIRQIRS CAMAC CABLE 
(wiRED EXTENDER) 
PROLUNGATEUR POU~ Tl~OIRS CAMAC NUN 
















til ~A SYSI!:.MS 
Bl ~A SYSII:.MS 
Gt.C•lL~lUl T 
Kl,..tT1C SYSTEMS 








37 Other Test Gear for CAMAC Equipment 
TRA~SIENT GENERATOR(MQDUL~ NOISE SUSCtPT 
IBILlTY TtSTlD BY TRANSltNTS UN UC LlNlS 
TG JUt~GtR 




































14 1 JO<I\I 
14,JOJO 
14 1 JOJ3 
I4,J0Jtl 







I4 1 J0b0 




NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
4 CRATES, SUPPLIES, COMPONENTS, ACCESSORIES 
41 Crates and Related Components/ Accessories - Crates with/without 
Dataway and Supply, Blank Crates, Crate Ventilation Gear 
411 Crates with Dataway and Supply 
CRAT~ (270V4,C00LlD 1 ~00U~A~ POwl~£0 BY 
MAX ~X!922 OR !Xl92JI192~ + MAX 4X1922) 
VOLTAGE ~EGULATOR (FUR tOR•24V/bA 1 
+/•12V/7A 1 +1•6VI~A/IDA/24A) 
VO~TAGl RlGULATUR (+~•6V 2~A MAX, UR 40A 
MAX wiTH EXTERNAL +bV SUPPLY) 
VOLTAGE RlGU~ATUR (+AND•bV 1 2bA MAX, 
270W . RATING 1 USABLl ~ITH •X1922) 
CAHAC MlNlCRATl (19 1NCH RAC~ ~UUNTlNG) 
(+6VII~A 1 •bV/5A, t24V/2A 1 •24V/2A,200~) 
POwERED CRATE 
POWERED CRATE (lNCL, CRATE ANV ~UwlR 
SUPPLY COOLING TU SUPPL CP I SPEL) 
POWERED CRATE (+&•bV/40A 1 +&•24V/~A 1 
200V/,lA, 117V AC, HAX JOOW) 
PUwl~EO CRATE (+&•6V/20A 1 +&•24V/5A, 
200V/0 1 0JA 1 117VAC/O,eA, MAX 200~) 
POwlRED CIH TE 
N POWERlO CRATE (424 CAPABILITY UN +6V) 
N POWERED CRATE (MAX 400W 1 +&•24V/JA 1 
+&•12V/3A,+&•6V/24A 1 •6V/6A,+200V/ 1 IA,AC) 
POWER CRATE (9070 CRATE WITH 9022 
POwER . SUPPI.Y) 
PUWtR~D CRATE (+ANO•bV/25A 1 +AND•24V/oA, 
(JNCL PUwlR DESIGN TYPf, AEC432 SUP~LY) 
POwE~tD CRATE (6U 1 VENTILAT~D,NU ~AN,!JO~ 
+6V/15A,•6V/4A 1 +AND•24VI2A 1 +200VI50MA) 
POWtRED CRATE 
PUWlRED CRATl(SEE P7 ALJ tJ) 
POWER SUPPLY (CAHAC CRATE) 
POWf.kED VlNTlLATtD CRATE (+6V/24A 1 
•bV/IbAr +AND•24V/JA, MAX 400W) 
PO~ER CRATE (200~ MAX 1 +6V/2bA 1 •6V/IOA, 
+AND•I2V/JA,+AND•24VI3A,200VI0 1 0!:!A) 
PUwtR C~ATt (200~ MAX 1 +bV/25A,•bVIIOA, 
+AN0•24V/JA,200V/0 1 05A) 
COMPI.ETl POWER CRATE 
N PU~~REO CRATE (500W 1 +6V/6bA OH 2bA, 
•bV/25A OR 65A 1 MAX TOT CURRENT lS 80A) 
N POWERED CRATE 
(200~ 1 +&•6V/IOA, +&•!2V/2A, •&~24VI3A) 
PQWEktO CRATE (7U,VlNT,+AND~6V/2bA,+AND• 
12V/6 1 ~A,+AND•24VIb 0 !:!A 1 200V/0 1 1A,200~) 
P ~ ~iRlO CHAT£ (SAME BUT wiTH lllV AC) 
PO~ERED CAMAC CRATt 
POWERED CAHAC CRATE 
PO~ER£0 CRATE (S~E CHATt C•CF A"<U SU~PLY 
P•l56 FUR RATINGS) 
POWE~tD CRATE (Sl:.E C•Cf & 3U~PLY P•2b4J 





J07 1 lOOCC EVS SYSTE~TlCHNlK 
MC200 tG&GIURTE~ 






























412 Crates with Dataway, without Supply 
VENTILATED CRATE (HEAVY DUTY 2!:1 STATIUN 
FASTUN CONNECTORS, 6U HIGH) 
(SAMt BUT ~ITH ALL PATCH LINES BUSSED AS 
PER COGtLAB REUUIRlMENTS) 
5U C~AH 25 STATICJ~~ H~. AVY DUTY, fiTS Til 
PS 0004 USING ADAPTOR PA 1, 
CON~tRTS FASTUN CONNECT ORS TU RECUHMENU~ 
EO FlXfD POwER CUNNELT OR n ~ CHUStN CMAlf 
CAMAC CkATE VERO~AHTtT 
(EMPlY CRATE ~lTH ~~~ED DATA~AY) 
XXVIU 
vc 0022 GEC•ELLHJI T 
VC OOJO 

































































NC DESIGNATION & SHORT DATA 
C~A H. 
CAMAC CUMPATIBLE CRATf ( wiRtDl 
N UNPO~~R~D CRATt ~~T~ DATAWAY 
(bU, VENTILATED, NO fA N, · 2b STATJ UN S) 
UNPUwtRtD CRATE W IT~ OATAwAY 
(6U, fMPTU, V[ NTlLATlO, NO FA N) 
UN PU w ~R~ O CRATt •ITH OATAWAY (.lb U ~ M) 
(b2b MM) 
U NPU~~RtO CRAll wiTH OATA•AY 
AND CUNNlCTDRS 
CRATE (•IRED CRATE) 
~!REO C~Ait (HtAVY DUTY, J ~A N ~ MUN!T 1 
UNIT, 6U 1 USE l'llTH P•t5b 1 P•2b4, P•JOOf l 










413 Crates without Dataway, with Supply 
CAMAC C~ATE 
(t6V/25A,•bV/l2 1 5A 1 t&•24V/bA,+~~I2VI4A) 
(SAMt wlTMOUT t'•12V SUPPLY) 
417 Blank Crates and Other Components and Accessories 
N RACK BLOWER (1 U HIGH, MAY BE USlO wiTH 
AlH SCOOP N31•12109•AS FOR Ml tf~IC,l 
CRAT~ (bU,tMPTYo 2b STATIONS) 
(SAME ~UT wtTH 24 STATIONS) 
CRAT~ (6U,tMPTY,~ITH VtNTILAT!UN ~AffLt, 
25 STATIONS, MARW~LL TYPt 7000) 
. (SAMt BUT wiTH 24 STATIONS) 
CRATt (bU,tMPTY,~ITH VENTILATION BAffLE, 
REMOVABLE PANE~, 2b STNS, HARwtLL 7000) 
(SAHE BUT WITH 24 STATIONS) 
CAMAC CRAft (EMPTY) 
CAMAC CRATE (EMPTY 1 1NC~ HAROwAWt SUPP~Y 
CHASSIS AND VENTILATIU~ PAN[L) 
CAMAC C0MPAT18~E C~ATt 
CAMAC CRATE (UNWIRED) 
CHASSIS CAMAC (6 UNITES AVEC ~tNTE 
DE V[NTl~ATlON, b25 ~M PRD~UNDtUR) 
(J60 MM P~U~ONDlUR) 
CAMAC C~ATE WITH VENTI~ATIUN BAFf~~ 
( 6U 1 ~25MM OEPTM ( SAM~ BUT ~lTH 400MM OtPTH 
( SAME 8UT WITH J60MM DEPTH 
CRATE (6U, fMPTY, V~NTILATEO, NO FAN) 
VENTl~ATED CRATE NO PUwtR NU OATAWAY 
(TwU FANS) 
(SAME WITH J FANS) 
UNPUwEREO CRATE 
CAMAC CRATE (~MPTy CRATE) 
CHASSIS CAMAC NOHMALIS~ 5U 
(tMPTY CHAT~,JoO MM UEtP) 
(*:7 FOR 460MM & •:8 FOR b2bMM DtlP) 
CHASSIS CAMAC 5U UTIL~S (fMPTY C~ATE 1 6U 
TQTAL,J60MM DEfP,VENTI~ATIUN MARUWAR~) 
(•:4 ~UR 460MM & •=5 FOR 525MM DtEP) 
CHASSJS CAMAC 5U UTI~ES (tMPTY CRATt 1 6U 
TOTA~ 0 JbOMM DElP,wtTH TWO FANS) (••1 FOR 4bOMM ~ ••2 FOR 525MM DtEP) 
CAMAC CRATE (EMPTY) MEAVY DUTY 
6U ~lTH VENTILATION bAFFLE 
5U NUN VENTILATE D 
D~PTM OPTIONS JbOMM, 460MM, b2bMM 
CAMAC C~AT~ wiT~ V~NTILATIUN ~A~fLt 
(6U, 52bMM OfPTH) 
(SAME BUT ~lTH 460 ~M DlPT~) 







2 1 01:10 1 000 1 b 
2,0tlb,000,6 
NSI 8/5 Db/~V 

























CAM/FV l M <'IJ~ •tH:.DLU 












































































I4 1 4Ubb · 
XXIX 
NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
LUHI:.R£l"'Hf.IT (Vr,..TILATlt!t>J Ut.IT,LuMf'L£!E 
~IT~ 3 FANS AND FILTER) 
(vENTILATION UNIT,t.O FAN 1 NU FI~Tt~) 
AIR SCOUP (STOPS CHIMN~Y ErftCT bET~lEN 
UN•VtNTlLATtD CRATeS IN RACK, lU HIGH) 
VI:.NliLATION MODULI:. 
lU VI:.NTILATIUN GRILL 
CARD EXT!:.ND!:.R (FOR SUPPLY OF 2057) 
2 0 0!ii,OV0 0 b 
2,0!i5,ooo,o 
VM 20~! 
1 Uli USLI~lLLSHI:.~~~UlC~ 
Cf. 20o 1 





and Multi-Crate Supplies, Blank Supply Chassis, Control Panels, 
Supply Ventilation 
421 Multi-Crate Supplies 
POwER SUPPLY FLEX!BLl SYSTEM (TO SP!:.CS 
CERN•ISR•C0/72•4J), COMPRISING 
BASlC CRATE(FOR SUPPLY MODULI:.S,INCLUOES 
REFE~ENCEoCONTHDL AND 200VI0,1A) 
SUPPLY MODULE( • IN TYPI:. = P FUR PUS AND 
N FUR NEG OUTPUT VOLTACE ,,,,, bVI bA) 
POWER SUPPLY SYSTEM (CRATE) 
(MODULE OPTIONS AS FULLUWS) 
PUWE~ SUPPLY MODULE b V/10 A 
(12V/ JA) 
(24V/ JA) 
(6V/20A & 6V/40A OPTIONS ALSO AVAlLA~LI:.J 
I~ V/ 2 A 
(ALSU 12V/4A 1 ]A 1 l5A & 2~A OPTlUNS) 
24 V/ l 1 2A (ALSO 24V/2 1 5A, 3 0 5A 1 9A & l~A OPTIONS) 
422 Single-Crate Supplies 
POwER SUPPLY AND COOLING UNIT (+bV/42A, 
e6V/28At+&•24V/6A, J75~, 2U ~AN UNIT) 
tAMAC ~OWER UNIT (+6V/l~A 1 •6V/JA,+24V/2A 
•24V/2At200V/0,05A,ll7VAC) 
CAMAC POWER SUPP~Y • RACK MOUNTING 
(+&V/20A,e6V/5A 1 +AND•24V/5A 1 200V/0 1 0~A) 
CAMAC POwER SUPP~y • RACK MUUNTINC 
(+bV/20A 1 •6V/5A, t&•l2V/2Ao +&•24VIJA) 
POWE~ SUPPLY (RACK MUUNTlNG,+bV/2~A, 
•bV/l5At+AN0•2AV/5A,200V/0 1 1A) 
POWI:.R SUPP~Y (RACK MUUNTING,+bV/25A, 
•6V/l~A,+AN0•24V/5Ao+AND•l2V) 
POWER SUPPLY (+6V/20A 1 •bV/5A, 
+ANDe24V/bA,200V/0 0 0bA) 
POWER UNIT (+6V/l5A 1 •6V/JA, 
+AND•24V/2A,200V/0 1 0~A) 
PO~!:.~ SUPPLY (BACK MUUNTINGr+6V/IbA, 
•6V/4A 1 +AND•24V/2A 1 +200V/50MA 1 1JU~) 
PO~EM UNIT (+6V/2UA, •6Y/15A,t24V/2A, 
•24V/2Ao200V/0 1 1A) 
PO~~R UNIT (+6V/25At •6V/25A, +24V/5A, 
•24V/5Ao 200V/100MA) 
POWEW SUPPLY (+6V/25A 1 •6V/5A 1 
+AND•12V/2A,+AND•24Y/JA,200V/0 1 1A) 
PO~ER SUPP~Y UNIT •MAlNTt.NANCE UNI..Y• 
(+bV/10A,•bV/2A,+AN0•24V/l 1 5A) (+6V/5A,•bV/1 0 5A,+ANU.t2V/1 1 5A 1 
+AND•24V/l 1 5A) •MAlNTt.NANCt. ONLY• 
(+6V/25A,•6V/IOA 1 tANIJ•12V/3A 1 
+AND•24V/JA 1 t200V/0,1A 0 MAX 200~) 
POWER SUPPI..Y (+bV/J2A 1 •6V/32A,+24V/6A, 
•24V/bA,+200V/ 0 IA 1 JOO~, POWEk FAll. I..AM) 
SUPt'LY (+AND•6V/26A,+AND·12VIb,5A,+AND· 
24V/0 1 5A 1 200V/0 1 IA,l17v AC 1 200~ MAX) 
SUPP~Y (SAME 8Uf wiTHOUT 117V ACJ 
PUwi:.R SUPP~Y (+ANO•bV/bA SHARED AND 
+AND•24V/2A SHARI:.o, METI:.RlNG OF V AND l) 
POwER SUPPLY AND B~UwER UNIT 
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Po ALJ l..l 
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NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
PLU~·I~ POw~R SUPPLY !56w (+•6V/~A 1 
••12V/24 1 +•24V/IA,ll7VAC) 
PLUG•lN PUwtR SUPPLY 2b4W (+•6VJIOA 1 
+•l2Y/2A,+•24V/2A 1 117VAC 1 0PT,+200V/40MA) 
PLU~•IN POwER SUPPLY JOO~&~AN(+~bVI32A 1 
+•!2VIJA 1 +•24VIbA 1 +200VIlOOMA 1 1!7VAC) 
1510142 
427 Blank Supply Chassis, Other Components/ Accessories 
POwER SUPPLY CRAll (STANDARD) 
POWlR SUPPLY CRATE (~IRlD) 
~ETZTfiLCHASSlS (EMPTY SUPPLY CHASSIS) 
POwE~ SUPPLY CRAT~(FUR SlPARATt SUPPLY) 






















Branch Cables, Connectors etc., Dataway Connectors, Boards etc., 
Blank Modules, Other Stnd Components 
431 Branch Related (Cables, Connectors etc.) 
BRANCH HIGHwAY CABLt 
BRANCH HIGHwAY CABL~ 
BRANCH HIGHWAY CABLE 
(wiTH CONNECTORS, 27 CM LONG) 
SAMt,***aOb7 1 107 & 207 ~OR ~U~R~SP 
LlN~TH I~ CM 1 0THER LtNGHTS TO SPtC URO~R 
BRAN~H HIGHwAY CABLE ASSE.MBLY 
(WITH C0NNECTORS,~7 CM LUNG) 
(XX CM LDNG 1 PVC JACKET) 
BHAN~H HIGHwAY CABLE 
(COMPLtTE PTFE CAALE ASSEMBLY,27~M LON~) 
(***. 107 1 207 • 0~ CUSTOMtR SPtCIFIED • 
~OR CORRESPONDING LfN~TH IN CM) 
BRAN~H HIGHwAY CABLE 
BRANCH CABLE wiTH CON~ECTOR 
(1,5-FT TU 75fT LON~) 
BRANCH HIGHWAY CABLE (66 T~IST~D PAIRS) 
BRANCH HIGHWAY CABLE ASSfMI:!lY (CUMPLtTl 
~ITH CONNECTORS, LlNbTH 27 CM) 
(SAMt, XXXaL~NGTH IN CM 1 040,!00 tTC) 
BRAN~H HIGHwAY CABL.ESCCOHPLETE WITH 
CONNtCTUR,XXX :LENGTH IN HtTEWSJ 
BRANCH HIGHWAY CUNNE~TUR (fREE M[MI:!tR 1 
PIN MOULDI~G wiTH MtTAL PIN PRUTt:.CTOR) 
BRANCH HIGHwAY CONNECTOR 
(FIXED HtMBlR 1 51.lCKlT MOULDING) 
(~Rll MlMBER 1 PIN M0UL.DlNG 1 
PxX YYY SE.LtCTS JACKSCRlw) 
HOOD (FOR FREE MlMBER) 
ExTtNOtD t!RANCH CABLE (lUw COST TtLt• 
PHONt CABLE fOR LONG BRANCH RUNS) 
BRANCH HIGHwAY CABLE ONLY 
(PLAIN PVC JACKET) 
BRANCH HIGH,.AY CABLf (1J2•WAY) 
BRANCH HIGHwAY CABLE (TRUf IJ2~WAY wiTH 
METAL.ISED POLYESTER SCRtEN 1 PVC JAC~lT) 
CABLt FUR ~RANCI'I HIGHWAY (PVC JACKtT) 
(BRA!DtU HILSAN JACKET) 
(MtPL.AT 20MMX10 1 8MM 1 ~41Nt PVC NO!R) 
CABLl EXTENS!O~ MQOULl 
(JOINS TwU ~RANt~ HI~HWAV CA~LtS) 
BRANCH ~IGHwAy T~ PD~•Il (CUMPLtTE ~lTH 
C0NNECTURS 1 XXX: LENGTH IN M~TtRS) 
8102 ~1 ~A SVSTf.I1S 
~H001 
t!HC 027 GEC•ELLll.lTT 
I:!HC 
CC bb Pl.lL. PB•27 HUtiHEli 






~OOOI!JUHX Tl~lJA T A 
WSSOIJ2P081:!Nb27•M 
wSS01J2SOOBNOOO 
wSSO 1 J2PXXBNYYY 
"AC 01J2 HOO~ 
Et!C XXXX GEL•EL.LWIT 
bb PIJL Pt! 
Lt UN ISCI'It 
Ll2Y(ST)YbbX2XO,!!J l.t iJN ISCHt 
D2 PE !BY 
132 Pl 210 
132 Pt 291 
CD 181 Ob 
51:10~1PI!J;,;IXXX T t.~ iJA fA 
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NC DESIGNATION & SHORT DATA TYPE MANUFACTURER WIDTH DELIV. NPR REF. No. 
432 Dataway Related (Connectors, Boards, Assemblies) 
AOD~fSS & FUNCTlUN DtCODI~G PC 
DATA~AY MOTHl~~8AR0 (MULT!LAYlN PNK) 
DATA~AY SOCKET (M UTHlRBOARO CUM~LlTE 
wiTH 25 CONNECTORS) 
DATAwAY MINI ~RAPPING 
(MOTHl~BOARD wjTH 25 OATA~AY CUNNECTURS) 
DATAwAY MDTHlRBUARO ASSEHB~Y 





DATAWAY CUNNECTUR ~ITH CARD GU1DtS (HAND 
SOLDER, DIP SDLDtR & MlNt~wRAP) 
DATAWAY CONNECTOR (MlN!WRAP) 
CAMAC DATAWlY CONNHTOR (• 1NStR1 A ~OR 
SOLDER TAG 1 B SULOER . P!N 1 C MINI ~RAP) 
DATAWAY FEMALE CUNNELTOR 1 MlNl•wKAP 
••1 FOR wiRE SDLDfR 1 5 FOR BOARD SULDF.R 
OATAWAY MALE CUN NECTUR (MATING THl CRATE 
HUUNT[D 86•WAY CUNNlCTOR SOCKtT) 
CONNECTEUR 254 DUUBLt FACE 
(DATAWAY CONNlCTOR,wlRE wRAP) 
(MOTHERBOARD SU~OER) 
(wlRt SOI.DERJ 
OATAWAY CONNfCTOR (MINI•WRAP ) 
(wlRE•SOLOt:.R) 
(Fl. Ow SOI.Otl<) 
OATAWAY CONNlCTUR (+•2 F~OW SO~DtR,••J 
SOLD~R LUGS,+a4 HINiwRAP,AU ~I.ATIN~) 
(FLOw SOLOER 1 NI + AU PLATING) (13 H!NlwRAP CONTACTS,OTMER A~t ~LUW 
SOi.DtR 1 Nl + AU P~ATING) (+a7 ~INIWRAP,+cB SULDEI< LUGS, 
Nl + Ai.J PLATING) 
MOUNTING BRACKETS ~OR ABUVt 
DATAWAY CONNECTUR MOUD (4J•WAY OUUBI.t 










UA 04J DJ01 
G03D 08bP 2f:s * tiL 
4,000,060,0 
2422 061 04JJ4 
2422 Obl b4J•4 
2422 060 14J14 
254 D~ 4J BwV 
2b4 OF 43 AYV 
2~4 D~ 4J AZV 
Bo06· eo 21 1~ ooo 
8600 86 21 10 000 
6606 86 21 14 000 
2811+ CSI" 221 
2611~ CSI-' 221 




SA,HYMU•S l i:.L 
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433 Module Related (Blank Modules, Patchboars etc.) 
CAMAC CARRYING CASl (TAK~S 8 MUOUI.lS) 
CAMAC CARRYING CASE (TAKES 12 HU DU LlS 
IILANK MODULE KIT (SINGLl wiDTH) 
(SA~E,+z2,J & 4 ~OR CQRRfSP wiOTH) 
S!NuLE CARD MOUNTING KIT 
(EMPTY MUDULE,SHORT 8CRtEN Pi.ATt:.) 
(SAMt,+=2,3 & 4 FUR CQRRESP WIDTH) 
SINGLE CARD ~OUNTING KIT (lMPTY MUDU~t 1 
(EMPTY MODULt,LUNGT SCRttN Pi.Alt) 
(SAMt,•c2,3 & 4 FuR CURRESP •lOTH) 
CA~AC HARDWARE. 
CAMAC•KASSETT~ (lHPTY MODULl,~lDTM 1/2~) 
(*E2 1 3 1 4 1 ~ 1 6 FOR CORktSPONDI NG wiDTHS) 
CAMAC CUMPATI8Lf. MODULE (E~PTY 1 ~IDTH:1, 
ALSU IN 2 & J UNIT wiDTHS) 
CAMAC MUOULE (tMPTY HQDULl HARUWA Rl) 
(SAMt 1 *"' 2 1 3 1 & 4 ~OR CORRESP "lOTH) 
CAMAC HUOULE,SHit~OlD (EMPTY, I "' lUTH) 
(SAHE 1 •=2, 3 1 AND 4 FUR CURRESP "lUTH) 
CAMAC MODULE (t:.HPTY 1 "'=112~) (+:2,J 1 4 1 6 ~ 8 ~UR CORRESP ~lOTH) 
(•:0&2 FOR WIDTH !0 ~ 12 RlSPECTlVlLY1 
EMPTY MUDULf I UNIT 










NSl 875 OH 
NSI 875 (;M,.!OO•I 





NU CL, SPtCIALTlES 































I I 0 
I I 0 























14.41 J l 
14,4132 
14.41 Jj 
l4 1 41J4 
14 1 41Jo 
NC DESIGNATION & SHORT DATA 
f~PTY MUDULl SC~tE~EO (I ~lOt, AO~ TY~E 
SUFrlX A FUR SHU~T, b ~UR LO~~ S~Rtr~S) 
(OJTU, ••?. 1 J 1 4 UR o rUH COHHtS~ ~IDTn) 
MODU~E HARDwARt (fMPTY MUDULt, ~:112~, 
ALSU AVAI~A6LE ~=2/2~ 1 3/25 & UP IU 8/2~) 
TIRUlRl MODULAIRE POUR CARll bASCULANTt 
(EMTY MUDUL~ FUR HINGED CARD) 
TIHUIRl MODULAIR~ PUUR 2 CARTlS ~ASCUL, 
(fMTY MODULE ~OR 2 MlNG~O CARDS) 
TJRUIR MUOULAJRE {EMPTy MOOULE,w=1/2~) 
C••2,J 1 4 & 5 FUR CORktSPUNDJNG WIDTH)) 
(*ta0& 1 08 1 10 AND 12 FOR CURRlSP wiDTH) 
CAMA~ MODULE (lMPTY 1 1/25 CARD MOUUL~) (•c2 1 J & 4 FOR CORRESPONDING WIDTH) 
CAMAC MUDULE (EMPT¥,1/?5 CARD MOUULt) 
(*•2r3 & 4 FOR CUHRESPUNDING w!UlH) 
CAHAC MUDULE(EMPT¥ 1 1/25 SCRttNtO MUDULE) 
C•a2,J & 4 FUR CURRESPONOING wiDTH) 
CAMAC MUDULE(EMPTV,2/25 SCREtNED MODULt) 
(•cJ & 4 FOR CORRtSPUNOING wiDTH) 
tMTY MODULE WITH HINGED CARDS (2/25) 
(J/25) 
EMPTY MODULE (1/25) (**• T2, TJ, T4, T5, T6, T8, T!O, 
AND T12 FOR CORRESPONDING ~lOTH) 
TlHUIR MUOULAlR~ POUH COMMANOE 
TlROlR MODULAIRl 0~ COMMANOl 
(SUPPLY CONTROL MODULE) 
BLANK CAMAC MODULE PC BOARD (GULU PLATlD 
& ET,HED ~INGERS HOTH SlOES) 
GENERAL•PURPOSE IC PATCH BOARD 
HKw1 KLUGE MODULE 
(131 MIXED 14, 16, 24 PIN SUCKt.TS) 
MKw5 KLUGE MODULE (HAS 70 14 PlN, 1J 
AND 2 24 PIN WIRE wRAP SOCKETS) 
HK•6 KLUGE MODULE (HAS J4 14 PIN, 
16 16 PIN & J 24 PIN WIRE wRAP SuC~lTS) 
CAMAC•UNIVERSAL•BOARO(PRINTEO CA~D MUDU• • 
LE WiTH 28 14•PlN + 28 16•PlN SOCKETS) 
CAMAC PROTOTYPE ASSEMBLY BOARDS 
(MX ~1 HAS 68 SITFS, MX 82 HAS 80 SITES) 
(MX b3 HAS 68 SlTES,MX 84 HAS 80 SITES, 
MX BJ/HX 84 INCLUDE 5V CIRCUIT) 
PRINTED CIRCUIT TEST BOARD 
KLUGt BOARD ~OR ~IRE WRAP 
KLUGE CARD (FOR CREATING YOUR OWN CAMAC 
MODULES) 
KLUG~ WITH 52 POSITIUN 20 CONNECTOR 
KLUGE ~lTM 25 POSITIUN D CUNN~CTUR 
EXPEHIMENTIERPLATTE 
(PRINTED CIRCUIT BOAHD) 
ExPEkJMENTIEHPLATTt (P,C,B 1 ) 
DECUDEO MATRix ~DARD (,UR PROTOTYPE 
WIRING UF 64 I4•PIN SITES, A'F D~CODED) 
MODULE PRINTED CIRCUIT BOAHOS(TA~l 24,16 
OR 14 PIN, ON THE WHULE 1092 PINS) 
(SAME, WITH MJNI•WRAP TO OV AND tbV) 
BLANK MODULE(COMPLET~ WlTn PRINTlD ~OARO 





























MX bi/MX b2 



















437 Other Recommended or Standard Components/ Access. 
N Rl81:lUN CABLE FOR LAM GRADER 





c.u .. -E-.I.! UIT 
9012 
CAN k{)l 
ANC I 0 





























































NC DESIGNATION & SHORT DATA TYPE MANUFACTURER 
(AHA~ N! M AI)AP T !Jk Ct;A ('Qjj ::;t .... 
LAM (,lo(AI)I:.f< C Alll t ( 20CM 1 ~IT H CU,~t<lC T!,f.I S) l.t.C 2 0 (,l[.•rLL1 UI l 
(40(.M 1 •! T H C:ll t<'•E C ! 111<S) Lt.C 4 0 
LAM C.R Allt.~ CAHLf J u t><t. t:~ 
5:? WAY C AN"l0 '" 2 Ub ~2S HA~H. f SSr S ~80\1/:J/~2/XXX lt~ l> AIA 
l.AM (;f.i AlltR CARLt, XXX: L~NGT" I "< Mt Tt:.R S ) 
LAM (,IHllfR CUr-.N tCT UR ( 52•PJ N ~ lXt l) 2 i)b ~2 p ITT CA N"lUN 
MEHbtR, TAKtS PI'- TYI-'E o:H-9~4o .. ooo l 
COAXlAl. C0"4NtCTlJR (PANlL. HUUI\T! Nt. , CA HLt f.~ A 00,2~0 u.•··u 
ClJN"tCTOR HAS TVPt F oo,~~ o 6. ~ s oo,::>~o) 
r .. li. L.•ADAP!E. KS, Fl<£1:. DUu liU. s u c~E r, A"IJ 
Allt AL.SU AVA!~Atlll 
INDEX OF MANUFACTURERS 
AEG-Telefunken 
Elisabethenstrasse 3, Postfach 830 
D-7900 Ulm, Germany 
AMP AG 
Haldenstrasse 11 
CH-6000 Luzern, Switzerland 
Applied Computer Systems Ltd. 
2 Charlton Street, 
Manchester M1 3JL, England 
Arsycom B.V. 
Kabelweg 43-47, 
Amsterdam 1016, Netherland 
BF Vertrieb GmbH 
(Sales ofF & H Products in Germany) 
Bergwaldstrasse 30, Postfach 76 
D-7500 Karlsruhe 41, Germany 
Bl RA Systems, Inc. 
3520 D Pan American Freeway, N.E. 
Albuquerque, New Mexico 87107, 
USA 
Borer Electronics AG 
Postfach 
CH -4500 Solothurn 2, Switzerland 
N Borer Electronics 
Box 17-126 
West Hartford, CT 06117, USA 
Burndy Electra AG 
Hertistrasse 23, 
CH-8304 Wallisellen, Switzerland 
XXXIV 
Cannon Electric GmbH 
Bureau Schweiz 
Friedenstrasse 1 5, 
CH -8304 Wallisellen, Switzerland 
Christian Rovsing A/S 
Marielundvej 46B 
DK-2730 Herlev, Denmark 
N Computer Technology Limited 
Eaton Road. Heme! Hempstead 
Hertfordshire H P2 7EO, England 
Digital Equipment Corporation (DEC) 
146 Main Street, Maynard 
Massachusetts 01754, USA 
Digital Equipment GmbH 
Wallensteinplatz 2, 
D-8000 Munchen 40, Germany 
Dornier System 
Vertrieb Elektronik, Abt. VCE 
Postfach 648 
D-799 Friedrichshafen, Germany 
EDS Systemtechnik GmbH 
Trierer Strasse 281 
D-51 00 Aachen, Germany 
EG & G/ORTEC, Inc. 
High Energy Physics Department 
500 Midland Road, Oak Ridge, 
Tennessee 37830, USA 
J. Eisenmann, Elektronik fur 
Prozessautomatisierung 
Vogesenstrasse 6 
D-7513 Stutensee-Buechig, Germany 
Emihus- See Hughes 
WIDTH DELIV. NPR REF. No. 
II 1 14 1 410/ 
112 14' 41 btl 
II~ 
14,41Cl9 
I IJ 14,4170 
170 14.4171 
110 l 4) l4,ql72 
Frieseke & Hoepfner GmbH 
Export Dept. & Production 
Tennenloher Strasse 
D-8520 Erlangen- Bruck, Germany 
Frieseke & Hoepfner 
See also BF Vertrieb 
(Sales ofF & H Products in Germany) 
G EC- Elliott Process Automation Ltd. 
Camac Group, New Parks 
Leicester LE3 1 U F, England 
Grenson Electronics Limited 
Long March Industrial Estate 
High March Road, Daventry 
Northants NN11 4HO, England 
Hans Knuerr KG 
Ampfingstrasse 27 
D-8000 Munchen 8, Germany 
High Energy & Nuclear Equipment SA 
2, Chemin de Tavernay, 
CH-1218 Grand-Saconnex, 
Switzerland 
Hughes Microcomponents Limited 
Clive House 
12-18 Queens Road, Weybridge, 
Surrey, England 
Hytec Electronics 
Court Road, Maidenhead 
Berkshire SL6 8LO, England 
IDAS (Informations-, Daten -und 
Automationssysteme) GmbH 
Kornmarkt 9 
D-6250 Limburg/Lahn, Germany 
lmhof-Bedco Standard Products Ltd 
Caine Way Trading Estate, By-Pass, 
Watford, Herts, England 
lnformatek 
Z.A. de Courtabreuf, B.P. 81 
F-91401- Orsay, France 
ITT Cannon- See Cannon 
J and P Engineering (Reading) Ltd. 
Portman House 
Cardiff Road, Reading 
Berkshire RG1-8JF, England 
C Joerger Enterprises, Inc 
32 New York Avenue 
Westbury, N.Y. 11590, USA 
Jorway Corporation 
27 Bond Street, Westbury, 
New York 11590, USA 
Kinetic Systems Corporation 
Maryknoll Drive, 
Lockport, Ill. 60441, USA 
C Kinetic Systems International S.A. 
6, Chemin de Tavernay, 
CH-1218 Grand Saconnex (Geneva) 
Switzerland 
Knuerr- See Hans Knuerr 
Laben (Division of Montedel) 
Via Edoardo Bassini, 15 
1-20133 Milano, Italy 
Le Croy Research Systems Corp. 
126 North Route 303, West Nyack, 
New York 10994, USA 
Le Croy Research Systems SA 
81, Avenue Casai 
CH-1216 Cointrin, Geneva 
Switzerland 
Lema SA 
CH-111 0 Morges, Switzerland 
Leonische Drahtwerke AG 
Abholfach 
D-8500 Ni.irnberg 1, Germany 
LRS-LeCroy- See LeCroy 
N Metrimpex 
P.O. Box 202 
H-1391 Budapest 62, Hungary 
Nuclear Enterprises Limited 
Bath Road, Beenham 
Reading RG7 5PR, England 
Nuclear Enterprises Inc. 
935 Terminal Way 
San Carlos, California 94070, USA 
Nuclear Specialties Inc. 
6341 Scarlett Court, Dublin, 
California 94566, USA 
N ucletron SA 
11, Chemin G. de Prangins 
CH-1004 Lausanne, Switzerland 
Numelec S.A. 
Division Electronique Nucleaire 
2, Petite Place, 
F-78000 Versailles, France 
ORTEC Incorporated 
Software Dev, Digital Data Systems 
100, Midland Road, Oak Ridge, 
Tennessee 37830, USA 
ORTEC GmbH 
Frankfurterring 81 
D-8000 Munchen 40, Germany 
O.S.L. 
18bis, Avenue du General de Gaulle 
F-06340 La Trinite, France 
OSL/Willsher and Quick- See OSL 
respectively Willsher and Quick 
Packard Instrument Company, Inc. 
Subsidiary of AMBAC Industries, Inc. 
2200 Warrenville Rd., 
Downers Grove, Illinois 60515, USA 
Pol on 
Nuclear Equipment Establishment 
00-086 Warsaw, Bielanska 1, Poland 
Power Electronics (London) Limited 
Kingston Road Commerce Estate 
Leatherhead, Surrey, England 
C Precicable 
151, Rue Michei-Carre 
F-951 01 Argenteuil, France 
ROT, lng. Rosselli Del Turco 
Rossello S.R.L. 
Via di Tor Cervara, 261 
Casella postale 7207 
Roma Nomentano 
1-00155 Rome, Italy 
Realisations Etudes Electroniques 
(R 2 E) 
Zone d'Activites de Courtabreuf 
F-91, 403 Orsay, France 
Rovsing- See Christian Rovsing 
Saphymo-Stel 
51, rue de I'Amirai-Mouchez 
F-75013 Paris, France 
Schlumberger Instruments & 
Systemes 
Dept. Instrumentation N ucleaire 
B.P. 47 (57, rue de Paris) 
F-92222 Bagneux, France 
Semra- Benney (Electronics) Limited 
Industrial Estate, 
Chandler's Ford, Eastleigh, 
Hampshire S05 3DP, England 
SEN Electronique 
31, Avenue Ernest-Pictet, C.P. 57 
CH -1211 Geneve 13, Switzerland 
C Sension Limited 
Manor Lane, Holmes Chapel, Crewe 
Cheshire CW4 8AB, Eng land 
Siemens AG 
Bereich Mess- und Prozesstechnik 
Postfach 21 1 080 
D-7500 Karlsruhe 21, Germany 
SOCAPEX (Thomson-CSF) 
9, Rue Edouard Nieuport 
F-92153 Suresnes, France 
Software Partners 
Grossgerauer Weg 2 
D-61 Darmstadt, Germany 
Souriau et Cie 
13, Rue Gallieni, B.P. 410 
F-92 Boulogne- Billancourt, 
Hauts-de-Seine, France 
Standard Engineering Corporation 
44800 Industrial Drive, 
Fremont, California 94538, USA 
Tekdata Limited 
Westport Lake, Canal Lane, 
Tunstall, Stoke-on-Trent, 
Staffs ST6 4PA, England 
N Tektronix, Inc. 
P.O. Box 500, Beaverton, 
Oregon 97005, USA 
Telefunken- See AEG-Telefunken 
Transrack 
B.P.12 
22, Avenue Raspail 
F-941 00 Saint-Maur, France 
Ultra Electronics (Components) Ltd 
Fassetts Road, Loudwater, 
Bucks. HP1 0 9UT, England 
Vera Electronics Ltd. 
Industrial Estate, Chandler's Ford, 
Eastleigh, Hants S05 3ZR, England 
Karl Wehrmann, lndustrievertr. 
Spaldingstrasse 74 
D-2000 Hamburg 1, Germany 
Wenzel Elektronik 
Wardeinstrasse 3 
D-8000 Mi.inchen 82, Germany 




CAMAC SOFTWARE PRODUCTS GUI-DE 
INTRODUCTION 
The Software Products Section of the CAMAC 
Products Guide lists a number of software packages, 
programs and routines which have been developed 
by software firms, manufacturers of CAMAC 
equipment, and at research laboratories. 
Work is going on to implement IML - the inter-
mediate level CAMAC language. One contribution 
to IML implementation is listed below, but at least 
five other laboratories are at present engaged in 
implementing IML on several computers. 
The products listed below are either in current 
use or will be so in the nearest few months. Some 
of the software listed is commercially available, 
information about other is presumably available 
from respective authors. The correctness of each 
entry has been carefully checked against data 
provided. 
Inclusion in the list does not necessarily indicate 
endorsement, recommendation or approval by the 
ESONE Committee, nor -does omission indicate 
disapproval. 
The classification used tentatively and reproduced 
below, is the same as was proposed in the March 
1974 issue (No. 9) of this Bulletin. 
SOFTWARE CLASSIFICATION GROUPS 
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grams, routines, Hardware programs). XXXIX 
XXXVI 
.54 Support Software I (translators). 
-541 Assemblers (with/without macros) . 
·542 Cross-Assemblers, Cross-compilers. 
.543 Compilers . 
.544 Interpreters, Algorithms. 
.55 Support Software II. 
.551 Loaders . 
.552 Linking Programs. 
.553 Utility Routines. 
.57 Other Service Programs. 
.571 Editors . 
. 572 Debugging Routines . 






CLASS COOt: • 
TITLE• • • • 
AUTHOR(S)• • 
PUBL, Rt.~, • 
READtR Sf~VIC!:. 
CLASS COD!:. • 
TITLE• • • • 
AUTI'iOR(S)• ,. 
PUBL, RO' 1 • 
f.SONE RE~STR DATE 
READER SERVICE. 
CLASS CODE • 
TITLE:.• • • • 
AUTt;QR(S)" • 
PUBL 1 REF, • 
NAME/ACRONYM • 
OPERA Tl VE OAT!:.• 
COMPUTER • 
INHR~ACt.(S) • 








SOF HURl TYPE • 
READER SERVICE 
CI,.ASS CODE • 







CLASS COOl'. • 
TITLE,. • 
PREPARED IH • 




ESONE REGSTR DATE 
C:OMPUTE"R • 
SOFT~ARE TYPE • 
READER S!:.RVIC!:. 
CLASS COO!:. • 






CAMAC SOFTWARE PRODUCTS GUIDE 
. 50 Fundamental Concepts, General Subjects 
~U NO 14,5001 
,50 
lMPLfM!:.NTlNG CAMAC BY CUH~IL!:.RS 
w, KN!:.IS, GFK, LYKLUTRUN•LB,, 
KARLSRUHE, GERMANY 
PRDC CAMAC SYMPUS, LUXMBG, UEC 197j 
REF NO 14,500?. 
,50 
PROCI:.DU~E CALLS • A PRA~MATlC 
APPR OACH 
J, MICHELSON, H1 HALLING, 
KFA, JUEL!CM 1 
PROC CAMAC: SYMPUS, LUXMB~, Dt.C 197J 
J1 MAY 1974 
RH NO 14 1 500J 
,501 (PL•11 l 
CAMAC FACII.ITIES IN THE PRO~RAMMING 
LANGUAG!:. OF PL•11 
ROB!:.RT D RUSSELL, CtRN, Gt.NcVA 
PRUC CAMAC SYMPUS, LUXMB~, U~C 197J 
Yl~I.Ow REPORT, CERN 74•24, U~C 1974 
E.XTENDED P~•1l 
1971172 
PDP•1l• wORD LENGTH 16 BITS 
CA•11 (tG&G/ORH.C) 
LAN~UAG!:., PL .. 11(t.XTtND~D) 
IN•LINE CODING UF CAMAC STATEMENTS 
SYMBOLIC DEVICE NA~!:. USt.O 
DEMAND HANDLING IS INCLUDt.D 
REF NO 14,5004 
,501 (CATV) 
F R ~OLDING, DARES8URY lAI:!ORAT O ~It.S 
CATV 
ANY 
LANGUAG~ (BAS~D UN ~ASIC) 
R!:.~ NO 14 1 5005 
,501 CCATY) 
SPECIFICATION 0~ THE LANGUAG~ CATY C10JO 
R f CRANfi!:.LD, ~l'.C E.L~IUTT 
(SEt. ALSO PREVIOUS !:.NTRY) 
CA TY 
GEC EI.LIOTT (SEf ~IST Uf MANUFACTURERS) 
DESCRIPTION 
LANGUAGE (~ASED ON ~ASIC) 
REF NO 14 1 5006 
1 501 (IML) 
TH~ DE"INITIUN UF IML 
A ~ANGUAGE FUR US!:. IN CAMAC SYSTEMS 
ESONE CUHMITT~E, SUFT~ARE W 1 G1 AND 
AEC NIM COMMITTEE, SUFT~ARE. w1 G1 
REPORT ESONE/IML/01 1 OCT 1914, AND 
REPORT TID•2661~, JAN 1975 
IML 
ESUNF CUMMITTfl'. IN COLLA8URATIUN 
~ITH NIM COMMITTEE. 
ESONf SECRETARIAT ANO u,s, GOVERN• 




RH NU 14 1 5007 
,501 (CASIC) 
A CAMAC E.XTE.ND!:.D 8A~IC LANGUAGE 
J M SE.RVE.NT (SCHLUM~ERGt.R) 
CASIC 
SCHLUMBER~ER (Si:.t. LIST OF MANUFACTUR!:.RS) 
DESCRIPTION 
LANGUAG!:. (EXTfND!:.D ~ASIC) 
D!:.SCRIPTI UN• • 
DtMANnS UN MtA~•TlM!:. SYST!:.MS SUCH AS MINIMUM t.Xt.~UTIUN TIM!:. 
MINIMUM CUM!:. RtQUIREMfNTS, tTC 1 , ~tCUMM!:.ND THt. USE UF ~OM• 
PILERS IN ~RUGRAMM~NG, THE ~USSIBILITY TU lM~LtMt.NT A LAMAC 
LANGUAGE. BY A COMPII.t.R IS ~IRST U~ ALL A FUNCTION UF TNt 
LtVE.L AND CUNCtPT Uf THt LAN~UAGt, MtTA•LANGUAG!:.S, THE SYN• 
TAX OF A PROGRAMMING LAN~UA~t, ARE UStU TU FORMULATE A CUM• 
~II.!:.R FUR A SP!:.CIFIC LANGUAGt 1 THt MtTHUU Ut.SCMl~!:.O HA~ 
Btt.N UStD TU ~RIT!:. A CUMPILtR ~OR lM~, THE lNTtRM!:.DIAT~ LEV!:.L 
CAMAC LANGUAut.; IMPL!:.MtNTt.D IN A~ AS~EMBL!:.R tNVI~UNMtN! 1 
OtSCiliPT HlN• • 
DISCUSSION UF ~~OCtUU~t CALLS AS THE ~AS1S ~UR CAMAC SUflwARt 
~1THIN HIGM•LEV!:.L LANGUA~ES, COM~ARlSUN WITH SYNTAX MUDi~l· · 
CATIONS TO ~ANGUAGtS, DISCUSSION U~ IHPLEMtNTATlUN 
RESTRICTIONS DUE TU LANGUAG!:. Rt.Qui~!:.Mt.NTS rUR tXIST!NG H1GH• 
Lt.VEL LANGUA~l'.~, t.,G, C~UStO SYST!:.M•SU~RUUTINlS ~HiCH tXt• 
CUlt ONE D!:.~lNt.D U~t.RATIUN (INVOC~lN' UNt GR HURt CAMAC . 
CYCLES AS A ~RuU~), ~UMPARISUN 0~ US•NlM CAMAC FURTRAN . 
SUBROUTINES ANU ~RUC!:.OURf•CALL SVNTAX Ur ESUNt SwG ' lMI,. 
LANGUAGE, A~P~lCATlUN UF ~RUC!:.OUR!:.•CA~~S TU A~PLlCATIUN• 
ORIENTED SUFTwARt, · -
Dt.SCRIPTIUN• • 
PL•Il IS AN IN1ERMtDIATt.•l,.tVtL 1 MACHINl•U~lfNTtu PRU~RAMMlNG 
I,.ANGUAGE t.XTt.NU!:.U TO INCLUDE CAMAC FtAiUM!:.S 1 SYNTACJI~ rURM 
UF CAMAC STATEMt.NT~ A~t ANA~UGUUS TU STANDARU ~1..•11 STATt• 
HENTS, SYM~ULlC NAMtS FUR VARIABLt.S AND FUNCTIONS Akt -DE• 
CLARt.D AT ONCE, ANU UPtRATlUNS A~t. EXECUTED ~y STATl'.HENTS 
REF!:.RRING TU THtSt NAMES, USE 0~ SYHBULlC NAMES HAKES PkU• 
GRAMS RtADA~LE, AND SIMPLIFIES MUDIFlCATlONS UF CAMAC ~ON• 
FIGURATIONS, 
!:.XAMP~E UF ~TANDARU STATfMt.NT~• 
wM)~t PRINTSTATUS • t!USY OU 
tXAMP~E UF CAMAC STATI:.MtNT•• 
~HILE CRTStATUS • bUSY DU 
DESCRIPTION• • 
CATY IS A MA~HlNI:. INDtPt.NDtNT HIGH•LtVt~ ~AN~UAGt ~ASEu UPUN 
A SUBSET OF ~ASIC wiTH EXTtNSIUNS FUR AOURtSSING CAMAC, 
PRU~~AMS w~lTTEN IN CATY ARE CUM~lLEU ANU ~UT lNTERPWETEu, 
THUS, THE. S~EEO UF U~tRATlUN WHEN CAMAC ~S TlSTEU UNDEW CATY 
IS CUMPAHABLt wiTH THE SP!:.t.O Of UPE.RATIUN lN A~P~l~A11UNS 1 CATV MAS S!:.EN lMP~tHENTlD UN S!:.VERAL CUH~UTEHS (SEE ~54J) 1 
DtSCRIPTION• • 
THE MAIN SPECirlCATIUN DESCRlStS THE FACll.lTIES AVAILA~Lt lN 
THt MACHINE INPt~ENDt.NT HI~H l,.l'.VEL LAN~UAGt ~ATY, A~PtNVICt.S 
TU THE SP!:.CiriCATIUN DESCRIBE THE. ADDITIUNAI,. rEATUHt.S ASSOCI~ 
ATt.D ~ITH lM~L~MENTATIONS, ALL USING G~C ELLIUTT SYSTEM lRATt 
lNT!:.RFACtS UN THt. ~UP•11, NUVA 1 Gt~•40t!O, ANU GEC•~ObO 
COMPUTERS, 
D~SCRIPTION• • 
IML IS A LAN~UAGE UStD TU tX~RtS~ THt UPt~ATlWNS OtSCR.BtD 
IN TME CAM4C MARUwARE SPt.ClFlCATlUNS, ANU iH~IR INTEHACTlUN 
wiTH A COHPUTfk SYSTtM, IM~ STATfMENTS - ~lN~ ~AMAC STkUCTURtS 
AND MODES Ur · O~E.kATIUN TU DATA STRUCiu~ES ANU REAI..TlMt . 
FEATURt.S IN THt CUM~UTtR SYST!:.M, . . 
THIS DEFINITION IS A GUIDE FUR THUSl'. IM~LEME.NTING LANGUA~ES 
AND OPERATI N ~ SYSTtMS wHO wiSH TU MA~E ~AMAC lNPUT/UUT~UT 
AVAILABLE. TU USE~S, Fl'.ATURtS AkE INC~Uuto ~HlCH SU~PURJ THt. 
CAMAC BkANCH HIGH~AY ANU THE. CAMAC StR1AL Hl~HwAY 1 
TH~ LANGUAGE. l~ D~~INED SEMANTICAI.LY • THE SYNTAX UStD TU 
~XPRESS IML DEP~NDS UN TH~ ENVIRUNMENT 1 IHt MACRO 
SYNTAX IML•M1 IS DtFlN!:.U IN AN A~~tNDIX 1 
D!:.SCRI~TION• • 
CASlC IS ~AStD UN ~ASI~ ANU ~RUVIDtS AL~ STANDA~U ~TAT~MENTS 
UF ~ASIC PLUS A St.! UF CAMAC ~t.I,.AT!:.O STAlEMtNTS, 
CASlC • Ll~t ~ASIC · · IS CUNVtRSAilUNAI.~ THt MUST R!:. ~ l'.NT 
VtRSlON ~O N ~URMS TU TH~ 1M~ LANGUAGt. (St.t ,oU1(I~~)) U~F!NtD 
BY THE ES UNt CUMMITT~!:., 
(ASIC IS lM~LEM!:.NTtD 0~ ~0~•11 (St.!:. 1 544) 1 
XXXVII 
READER St.I<VICt. 
CI.ASS COOt • 
TITI.E,. • • • 
AUTHOR(S)• ., 










CL.ASS CODE • 







MIN SYSTEM CONFIG 
SOFTWARE TYPE. • 
LANGUAGE. • 
READE.R SEHV ICE. 
CLASS COOl • 
TITLE• • • • 
AUTHOR(S)• • 




SOFTWARE TYPE • 
READER SE.HVICt. 
CI.ASS COOt • 








CL.ASS COOl • 
TlTL.l• • • • 
NIME/AC:RONYi'l • 
OBTAINABLE fROM• 
SOf TWARl TYPf • 
COMPUTER • • 
INTlRFAC:USl • 
I HAROWARt. CUNFIG 
RlAOt.R SEHV!Cl 
CI.ASS CUDE • 




COMPUH:H • • 
INTt.RFACt(S) • 
XXXVIII 
CAMAC SOFTWARE PRODUCTS GUIDE 
. 51 User-Oriented Programs I (full system support) 
Rf;.F NO 14 1 5008 
,51 
CAHAC OPtRATING SYSTlM fQI< 
CONTROL APPLICATION$ 
OR ~. Mll'!llNS, IKP, K~A, JUll.lCH 
CAMAC BULLETIN NO 9, MARCH 1974 
cos 
PAPE.R TAPE, ASCII CUDl 
1972 
POP•15 1 CORf RE~UlRlHENTS• lbK 
TYPE 2200 (BOREll) 
SYSTEM PROGRAM 
FORTRAN & HACHU•ASStM~I.~R 
SYMBOL.IC OlVlCE NAHtS USED, SINuLE ~ 
MULTIPLE ACTIUN PER INSTRUCTION, 
REAL/TlMf OfMlND HANDLING INCOI<~U~ATEO 
REF NO 14 1 5009 
,51 
8ACKGROUNO•FORt.GRUUND SYSTEM ~U~ 
PULSE•HE!GHT ANALYSIS OF TWU• 
DIMENSIUNA~ MU~Tlwi~<E PRO~O~TID~AL 
CHAMBER DATA 
OR A HEUSLlR, IPK 1 KFA, JUt.I.ICH 
BfG 
PAPER TAPE, ASCII CUDt. 
19741 
PDP•1~• CORE R(QUIRtMENTS • 24K 
TYPE 2200 (BORt:l<) 
MAGTAPE, D~CTAPt, DISK, & 
MEMORY SCANNING DIS~l,.AY (IN•HOUSE) 
SYSTEM PROGI<AH 
FORTRAN - & MACRO•ASStMBL.ER 
REF NO 14 1 ~010 
,51 
TRIUMf CONTROL SYSTtM SOFTWARE 
0 1 P, GURD, 111 1 K1 DAwSON, THIUHf, UNIVERSITY OF ALBERTA, CANADA 




FU~L. SYSTEM SUPPUI<T FOR CUNTHUL. U~ 
TRIUMF CYC~OTRON 
REF NO 14 1 !>011 
,51 
8.-&lC SINGLE PARAMETER MCA SYSTt.H (MlSP) 
H!SP -
NUCL.fAR ENTERPRISES (SEt INDEX UF MfRS) 
SYSTEM SOfh•ARE 
POP•11 1 8K MEMORY & REAL. TIME CL.OCK 
90JO (NUCL. 1 ENTtRPR) 
' (PRUGI<AMH£0 TRANSFE~S & INTERRU~T ONLY) 
AOC (L.ABEN OR 9060),9021 LIVE liHt RTC, 
TTY/READER (7064) 1 TEK60J/604 OR LANSCUPt 
I<H NO 14,5012 
.~1 
DUAL HCA SYSTEM (OAM(AS) 
OAMCAS 
NUCLEAR ENTERPRISES (SEE INO~X Uf H~I<S) 
SYSHH SOFTWARE 
POP•11 1 16K MfHURY ~ Rt.AL. TIME CLUCK 
90JO & 90JJ (NUCI. ENTERPR) 
(PRUGRA~HED & AUTUNUMOUS TRANSFtRS)• 
ADC (LA~tN OR 9060),9021 LIV~ TIMt. ~TC, 
TTY/READER (70b4), ~UNCH (7065), MAGTAPt 
(CS 0042) 1 TfK60J/b04 OR LANSCOPE 
Rtf NO 14,!i01J 
.~ 1 
MUI.TI PARAHUER DATA AC~UlSITION SYSHH 
MUOAS l. 
NUCL.fAR ENTERPRISES (:ill lNUlX OF HFNS) 
SYSTEM SQFTIOARE 
POP•11 1 8K MEMORY ~ RlAI. T!Mf C~UCK 
9030 (NUCL. 1 ENTt.RPR) (PROGRAMMED TRANS~ENS & INTERRUPT ONLY) 
AOC'S (LAREN OR 9060) & CUlNt St~ECTUN 
(CS 0049) 1 9021 LIVE TI~E ~ NT(, TTY & 
MAG TAPE, Tt K 603/604, 
Ot.SCR!~Tl O ~· • . 
THE SYSTEM ~UFTwANt ~AC~AG~ ~t.~MlT~ ~EAD A~O ~NITE U~ UP TU 
100 MOOU~tS, R~Al•TIMl TASKS HAY Bt Dl~lNt.U UN•l1Nt 1 A~OUT 
bO EL.fMlNTA~Y CUMMAMUS ARE P~t•Dt~lNtD, ~UCH AS•• 
•NAHl MOUULtiC=l 1 N:~, AcJ/UEFlNt SY~BULlC NAME 
•~lAD MOUUL.t/fii:O 
••N!TE MUOULt J211~=lb 
•DISAB MUOU~E./r=24 
•O~flNE TASK/ O~EN A TAS K •U~flNITlUN 
•END/C~OSt TAS~·~ILl 
•AFTER 1~ S~~S TAS~/tXtCUTE USE~•Dt~lNlD T AS~ 
•15 SECS ~~UM NOw 
•SUI.L MQDUI.E J45b/VAL.U~ TU ~E ~1<1TTt.~ NtXT Tu MODULE. 
DESCRIPTION• " 
THE SYSTEM SUFlwARE ~EMMITS STAI<T ANU STUP U~ ~LUC~ TRANSflH 
FNOH THl AID CUNVEI<T~RS TO THE POP•!~ MEMU~Y (LIST HUOt . 
OUTPUT ONTU HA~TAP~ PN•L.INE SUI<TlN~ lF DtSI~tO), 
THE BOR~R I N TE~FACE HAS ~EEN MUOIFIEO TU AL.LUw ~LU~K 
L.EN~THS UP TU 4~ 18 BIT w01<05 1 
DESCRIPTION• • 
Trtt SYSTEM ~UfT~AR~ PACKAGt MUNJTUI<S OVl~ IOUO ANAL.U~Ut 
PAHAMETERS AND 1000 DIGITAL STATUS PUlNTS, StANCHES UUi•UF• 
L.IMIT READINGS, OISP~AYS MEASUREMENTS UN - HtQUtST, -
SETS OV~H JOO ANAL.DGUE PUINTS ~RUM A CtNlRA~ · CUNSULE AND 
PERFORMS A NUM~EI< UF UTHt.~ ~ UUTINES, - . -
A REAL.•TlME E.XtCUT1Vt PHUGI<AM • NATS (~UM NUVA ASYNCHRUNUUS 
TASKING SUPE~VISUI<) • SCHEOU~ES AND SUPt~V1StS CAMAC - TASKS, 
SUPPORTED ~y A SUB~ROGRAM ~IBHARY, AS i HtY ANt RtQUESTtD 1 
JU~S TO ~l PtR~URMtD ARt STRUCTURED iNfU - St~UENCES - OF CAMAC 
UPtRATIONS S~ECIFIC TO A PIECE. OF HANO~AHE (• CAMAC M00U~E) 1 
THERE IS THUS A DIHECT MUOUL.AR HAROWARE•SU~T~AWE CUHHE5PUNO• 
ENCE, CONTNU~ IS ~ASICAL.L.Y CLUCK.lNlTlA,~D SUFT~AHE SCAN U~ 
CYCI.OTRON MUNITU~lNG 1 ~UT INTERRUPTS AHE - INC~UDED, MAlNL.Y 
INITIATt.D ~y CUNSOLE, . 
DESCRIPTION• • 
THE PROGRAM UC~UPitS 2K UF MEMURY ANU UStS A DATA ARtA 0~ 4K 
FOR UP TO 409b CHANNEL.S ACQUISITION, 
THE PACKAGE CONSISTS UF A OISPI.AY ORlVtH, A UStR U~llNTEO 
TELETYP~ HANDI.ER, ACLIUISITIO N CONTHOL, · AND A DATA MANII'ULh 
TlUN RUUTINE 1 
THt. DISPLAY ORIVtR 15 ~U~ AS A BAC~GNUUNU TASK wHlCH 15 
INTERRUPTED SY THE ADC, CL.UC~S AND TtLlTYPt, 
THIS PACKAGE CAN BE U~TAlNED wiTH MULTlS~AI.l~ UPTIUN 1 IHE 
HARD~ARE IS tXTI::NOt.D wiTH A 900J U~ OOJ ~CALtR, DAlA AW~A 18 
DlVIDfD INTU 4 AREAS, EACH UNE THUUSANO tHANNEL~, . . 
Ot:SCRI~TlON• • 
THl PROGRAM UCCU~ItS bK LEAV1N~ 10~ Uf M~HU~Y rU~ UA ! A A~QUl• 
SIT ION (4K uf 16 Bl TS 11. 4K U~ 24 ~ITS) 1 
THE SO~T ~ AHt PACKAGE tUNSlSTS U~ A DlS~~AY lJHlVEN, A TtLETYPl 
HANDLER rO~ UPlRATUR CUNTRUL UF DATA A~LIUISITIUN, DATA MAN!• 
PUL.ATION ROUTI NE, A~D A ~ OUTlNE FUI< AUTU~UMOUS C:UNTNUL. 0~ 
DATA AC~UISlTIUN AND MAu TAP~ lRANSFti<S, . 
D lSC~tPT IO N• . • 
THE SYSTtM lS CA~Abl.t UF ACCEPTING FlVE ~A~AMETE~ ~VtNIS AND 
STOI<ING TH~M UN MAG 1APE, SIMULTANt.OUS~Y - PE.~~UWMlN~ MUCTl• 
CHANNEL ANALYSIS UN UNE SlLE~TtD ~ARAMtTtR, -
w!NOOWS MAY ~E ~tT UN EACH ~ARAMtTtl< ruN bUTH MU0t8 1 TUGtTHtH 
~ITH A COUNT DlVISIUN ~ACTU~ StT UVEH IM~ NE~!UN U~ lNIE~tST, 
DATA OUHP~U lN LIST MOOt MAY ~t ~tAO ~AC:~ ~0~ ANAI.YSIS; 
RI:ADI:.R Sl:.kVICI:. 
CLASS CODE • 
4UTHUR(S)• • 
NAf'IE;/ACioiUNYM " 
OPI:IHTIVE lJArt; .. 
SO~TI<iAio/1: TYPI: • 
R£AO!:.R SU~VICt:. 
CLASS COOl • 







SUFT~<ARf. TYPI:. • 
RE:'AOt.R SERVICE 
CLASS CODE • 
TITLE• • • • 
NAME/ACRONYM • 
OBTAlNABLt. FROM• 
SOFTWARE l YP!:.• 
COMPUTI:.R • • 
INTERFACE(S) • 
REAOI:R SERVICE 
CLASS CODE • 
TITLE• " • " 
AUTHDR(S)• " 








MIN SYSTEM CONFl~ 
SOFT\IIARE TYPE • 
LANGUAGE • 




CLASS COOt. • 
TilL£• • • • 
AUTHOR(S)• • 






INTERF ACUSJ • 




CLASS COOl • 
TITLE• • • • 
AUTHOR(S)• • 
NAME/ACRONYM • 










CAMAC SOFTWARE PRODUCTS GUIDE 
RU NU 14,5014 
,!:l1 





T~t SYSTI:.M ~U~TwARt• CA'<AC • CUN~lST5 U~ St:.vtRAL SU~~UUT&Nt 
CALLS, THESE A~t· • 
~RIMITIVI:. SUoRUUTlNE.S ~t~fURMl~~ THE ACTUAL l/U UPt~AT!ONS, 
~UDuLE SUbRUUT!NtS, THl HUX/AOC SUbRUUII~E5, CA~AC LAM~ UR 
INTERRUPTS, Sl~lAL TASKS, ANU AN !NTtR~HtT~R (fU~ DAIA) 1 
. 52 User-Oriented Programs II (specific run-time programs) 
RE.f NO 14,!:l015 
,!:l2 
OPERATING SYSTE~ SUfT~A~E PACKA~ES 
SEE Ot.SCRIPTION 
DlC 




CAMAC SERVICE RUUTlNES, USEH• 1 
INTERfACF• ~ OESCRI~TU~ P~O~RAMS 
RI:.F NU 14 1 5016 
,ti2 
CAS~AC • A SOfTWARI:. PACKAGE FUR COMMUNI• 
CATION WITH CA~AC•PHOCI:.SS•PlRIPHlioiALS 
CASPAC 
IDAS (SEE INDEX OF ~ANUFACTURI:.RS) 
SYSTt:.M UF R!:.•ENTRANT ASSE.MB~I:.R ROUTINES 
POP•ll (DEC), MIN 740 IOORDS OF Mi:.MURY 
I CP•11 (SCHLUM~lRGtR) 
DtSCioiiPTION• " 
THl SO~TWANI:. PACKA~tS Akl CUMI'Ltll U~E.~AllNG SYST!:.MS 1 
CUNTRO~L!:.HS AND UPtRATlNG SYSTEMS ARt RE~AIED AS fULLU~S"" 
CA•11•C USES RSX•11•U UPtioiATlNG SYSTt:.M -
CA•11•1:. USI:.S RSX•!I•M UH RT•I1 
CA•11•f US!:.S RSX•11•M U~ RT•I1 
Dt.SCR!PTlON• • 
THE SYSTEM Uf ASSEf'lbLER HUUTlNES AL~U'" CUMMUNlCAltON ~lTH 
CAMAC•I'ROCESS•~!:.RI~HERALS USING SINGL!:.•wuRU TRA~SFE R MUDt. AS 
wELL AS bLOCK TioiANS~tR MOOt UN FORTRAN AND ASSt.MbLtR LtV!:.L 1 
INTERRUPT ACTIUNS CAN BE OBTAINEll lN - THE p;URM UF AN AR~ITRARY 
SEQUENCE Of CAMAC TRANSFERS UN ruRTRAN LtVlL, -
NO SOFT\IIARE UPt.RATiN~ SY~~M IS NEED£0, ANU CASPAC CAN 
THERt.FURE BE USED AUTUNUMOUSLY AS wELL A~ lN CU~Nt.CT1UN ~ITM 
A REAL TIME UR - BATCH UPI:.~ATING SYSTEM, - -
. 53 User-Oriented Programs Ill (subprograms, etc.) 
RI;.F NO 14 1 5017 
,!>J (BASIC) 
CAMAC AND INTI:.RACTING PRO~RAHMING 
DR E M RIMMER, CE!o1N 1 ~~NEVA 
PRUC CAMAC SYMPUS, ~UXMBG, UEC 1973 
~ BASIC CALLABL!:. ROuTINI:.S, 
NP GROUP NOTE, NP•OHG, CERN 
HPCMA, HPCMB, HPCMC 
DR E M RIMMER 
NP OIV, CERN, CH•1211 GENtVA 
PAPER TAP~, ASCII CUD( 
1971/72 
H•P 2100•SERII:.S, 8K 16 BIT ~URllS 
2201(B0ioiER) 1 7218 & HPCC•060(CE~N) 
TTY OR TEK 4010 TERMINAL ~ CC•A1 
SET 0~ SUBROUTINES 
HP ASSEMBLY 
BASIC (NP EXTENSIU~ Of) 
IN•LINE CODED CA~LS IN BASIC, 
SUBROUTINES IN ASSEMBLY, ABS ADUR 
SINGLE & MULTIPLE ACTION PE~ 
INSTRUCTION, NO DtMANO MANOLING 
REF NO 14 1 !>018 
,~J(F"r.JRTRAN) 
SPE.ClFICATlUNS ~Oiol STANDARD CAMAC 
SUBROUTINES 
RICHARD F THOMAS JR 1 
CAMAC BULLETIN NO 6 1 MARCH 197J 
SEE DESCRIPT IUN 
USAEC NlM COMMITTEE, CAMAC SwG 
ALGURIT!"IM 
1973 • 
lNOEPtNOENT, MEMORY SILE. NOT Sl'tC 1 
ANY 
SET OF SUBRUUTINI:.S 
FORTRAN 
FUNDAMENTAL CAMAC UP!:.RATlUNS, STANDARD 
BLOCK TRANSFERS IN SINGLE & MU~TIPLE 
ACTION STATEMENTS 






H POHL, ZEL 1 KFA, JUELlCH 
OI:.C TAPE 
MARCH 1972 
POP•11, 161< 16 biT "tiRUS Mf:.MORY 
TYPl ltiJJA (BORER) 
PRUCI:.DURE CALLS 
FORTRAN ON PDP•11 (IHRlAOED COOl) 
!N•LINt SUBROUTINE. CALLS 
SINGLt ACTION STATEMI:.NTS 
DESCRIPTION• " 
THESE BASlC•CALLABLf CAMAC SU8ioiOUT1NtS IN IHREt Vt~S10NS FUR 
THREE INTER,ACES ?~O~IOE MUST CUMMANU ~AClLITltS FUR CUNTROL 
AND DATA TRANSFER, llATA wORDS MAY Bt:. jo 0~ ~· · BITS ~ONG­
(UNLY 16 BITS ~UH HPCC•066), biNAHY, BCD OR ~OijlC (0 OH 1) 1 
ROUTINES COVER BLOCK T~A~S~ERS, PHOG~AMMt:.D - ANO SlQUENTiAC 
AUDRI:.SSlNG 'UTILITY ROUTINES, IN TOTAL i8 & J OPTlONA~LY 1 
GENERAL FORM OF CALL STATEME.NT•• - ~ 
• • •CALL (SUBROUTl~t NUMBER 1 C,N 1 A,F,ll,W) 
• • •CALL (~U8RUUT1Nt NUMBER,C,N,A 1 F,Dlt),W,~) 
~HlH~ w IS WURU CUUNT, 0 IS UATA, C,N,A,~, 'Q HAVE US~A~ 
MlANIP14G . 
E. X•" CALL( 10, !oi!,O, 1b,ll(l),Q,20) 
TIMI: IS API'~ ~ MSELS/STATEMENT, ~LOC~ f~AN~FtR CALL uEN~• 
RATED DIRECT~Y BY lNTE.H~ACt ARt. MUCM - FASjE~, -
.oESCiollPT lON• • 
A SET OF 6 SUB~UUTlNES, UF wHICH UN~ lS CAL~tll ~y ALL !Ht 
OTHER PERMITS A ~REAT ~AklETY Uf SlNijLI: ANU MULTIP~E C-MAC 
UPE~ATIONS TO ~E PERfUioiMEll, DEMAND MANUL1Nu, OTHER TMAN ijY 
TEST LAM, lS NUT CUV~Iit:.0 1 -
THt SUBROUTINES I:.Xi:.CUT~ CA~AC uPERAT10NS AS ~OLLU~S·~ 
CMCBSC • SlNGLt CA~AC FUNCTIUN At SINGLE AUOkESS 
ONE OR MORE TIMES 
CMCSEQ • SI~~Lt CAMAC FUNCTIUN AT SUCCt.SSIUN U~ ADURtS~ES 
CMCASC • S~ECI~li:.D CAMAC ~UNCTION lN-AUD~ESS SCAN MOUE - -
CMC~PT • SPI:CI~II:.D CAMAC ~UNCTION lN REPt.A) MODI: 
CMCSTP • SPI:.Cl~IE.D CAMAL ~UNCTlUN IN STU~ MOlJl 
CMCLUP • SPECI~ItD CAMAC FUNCTION AT A HiEKARCMlCAL SEQUENCE 
OF ADDRlSSI:S ~lTH UPTIUNAL SKIP UF StQUtNCE ~ASEU UN . Q1 . 
Gt.NERAL ~UR~ Of STATtMI:.NT~• - -
CALL CMC,,, (PARAMt.TI:.R LIST) 
EXAMPLE•• CALL CMCSTP (~,B,C,N 1 AlJoLN,OATA,EHio10HA 1 NtX) 
OtSCioiiPTIUN• • 
FO~TRAN SUBHUUTl~lS ~UH SINuLt. ACTIUNS 1 MUCH SIMPLl~ THAN 
THE. NIM AI'PHUACH (ki:.f, ~, F 1 THOMAS) FU~ THl BUHt:.R l!>3JA -
CUNTROLLI:.R ~HlTTtN lN ~l•ENT~ANT CUDl 1 
XXXIX 
~EADER SERVICE 
CLASS COOl • 
TITLE• • " " 
AUTHUR(S)• • 
NAMt/AC~lJtiYM • 







SOF'TWARE TYPE • 
LANGUAGE • 












SOfi'TWARE TYPE • 
READER SERVICl: 
CLASS COOt. • 







INTERfACE (S) • 
MIN MEMORY SPACE. 
MIN SYSTEM CONFI~ 
SOr;fWARE TYPE • 




CLASS COOl • 





OPERATIVE DATE • 
COMPUTER • • 
MIN MEMORY SPACI:. 
INTliUACUS) • 
SOFTWARE. TYPE.• 




CLASS CODE • 
TITLE• • • 
AUTHOR(S)• • 




OPERATIVE DATI:. ,. 









CLASS CODE • 




OPERATIVE DATE. • 
COMPUTE.R • • 
INTER~· ACt (S) • 
SUFT,.ARI:. TYPE• 
XL 
CAMAC SOFTWARE PRODUCTS GUIDE 
REF "'0 14,~020 
,5J 
CAHAC FUPIICTIU~ FUN NTll 
L BYARS, R KEYSI:.N 
CAMAC 1 CA><INT 
RT11 
ORTEC 








CALLS TU FORTRA"' LI~RARY RUUTIN~S 
S!PIIGLt UR MULTl~Lt INSTkUCTIUNS 1 
DEMAND ~ANDLING 
REF' NO 14,~0'-1 
,!5J(~ORTRAN) 
J M ST~PHENSO N , l A KLAJSIIII:.~ 
KSCLJR 
K!PIItTIC SYSTEMS (Slc INDEX UF M•RS) 
1974 
POP•11 1 lbK COR~ MEMORY llELIUINED 
TYPES .391\A, .3991 & 3992 (KlNtTlC) 
FORTRAN 
LitiRARY 01' FORTRAN FUNCTION~ A"'D 
SUBROUTINES 
REF NO 14 1 ~022 
,5:3 
1/U MACROS fOR CAMAC 
D STUCKI:.NBROC~, G KLEN~NT, 
SIEMENS AG, KARLSRUHE 
MAC AM 
SIEMENS (SfE INDEX Ur MFRS) 
PAPI:.R TAPt, CARDS ' SUURCt OECK 
NOVEMBER 1974 
PR 320/JJO 
CC 320 & SC 3JO (SII:.MlNS) 
,!51< • 1K Of lb BITS (SUPtkVlSUR ~XCL) 
DEPENDING ON HARDwA~t 
TTY AND SUPERVISOR ~RUGRAM 
I/0 ROUTI~ES, LAM HANDLING 
CAMAC SUF'T~ARI:. IS ASStMBLlR JOO 
MACROS • ASSfMBLI:.R,CALLS • •UkTRAN 
CONCURRI:.NT MU~TI•UStR OPtMATIU~, SYSTtM 
RUNS UNDtR ~fAL•TlMt SUPfNVISUR 
REF N(l 14 I ~02J 
,!>J (BASIC) 
BASIC • SUBROUTINES 
D STUCKtNB~OCK, SIEMENS AG, KARLSNUH~ 
BASIC • CALLS 
SIEMENS (Stt INDI:.X UF MANUfACTURt~S) 
PAPtR TAPE, CARDS 
1973 
PR J20 
!K 0~ lb BITS (BASIL CUMPILI:.R EXCLUDED) 
cc 320 
SUI::IRT:JUT INES 
TTY AND BASIC C UM ~lLrN 
tMBlDD~D BASIC CALLS TO SUBkOUTIN~S 
LAM HANDLING 
R~~ NO 14 1 ~024 
,!lJ 
TwO•LfVE.L CAMAC PERIPHERAL HA~OL~N 
L M TAF~, UNIV UF ~NQNING~N, ~lT~l~LANDS 
COMPUTER PHYSICS COMMUNICATIONS 
(TU BE PU B LISH~D) 
AUTHOR 
AUTMO~ 
DECTAPI:. (ASCII CODE) 
1974 
OE.C PDP•\1 1 MIN BK UF ME.HURY 
CA•15 (DfC) 
CSUFT•AN[) • DI:.C MUNI~UR SYSTEM (ADSS) 
CAMAC DRIVER/LAM HAIIIDLcR SU~RUUTI~t, 
I/U DEVlCf HAIIIOLlRS, CMC~SC SUHM UU !lllll 
ASSfMBLtR . 
ANY SUPPORT~D BY SYSTEM 
LINKfD AT LUAD TIME 
SINGLE CAMAC UP~~ATIUNS 1 UATA CHAN~tL 
TRANSFlNS, QEHA"'D ~ANDLI~G, N~•ENTRANT 
RI:.F NU 14 1 5025 
,5.1 
CAMAC/FURT~AN V INTtR~ACl SUfT~ARt 
A GSPUIIINt_M 1 HN ELU., TNliiii!~ IJt 
SE.N 
DISK (ROOS) 1 FULL ROUS CUMPATibiLITY 
MAY 197!3 
ANV NOVA (W{TMwiTM UUT FLOATING PUINT) 
CC 2023 (Still) 
POST PRUCFSSON 
DE. SC~IPTI UN • • 
TM!S S OF T~ANl ~AC~Abt CU~S!STS U• A ~UM~lN U~ ~UbNUUII~t~ 
~UN FQ~TkA~/NT\1 CALLING (AMA( fUNlTIU~~, 
TMt CAMA( CALL SIAI~Mf~T HAS lMl • uL LU~I ~ ~ FU~M•• 
CALL CAMAC liF, lN, !A, lQ, ll>ATA) 
TMlY ANI:. USE() IU TkANSFEk UATA TU/FRUM LAMAl AN() ~UM ltST 
PUI<PUSE.S, 
!F, IN, lA ARE MtS~~CTIV~LY fU NCTI UN , ~TATlUN AUUMtS~ A~U 
SU~ADDRESS, I~ IS ~UIM ~biT A~U Xbll, 
CAM!NT IS U5tD TU ~AN~Ll !NT~NNU~I~ ~MuM CAMAC [NAT~, ANU 
HAS TH~ ~tPIIlNAL •U~M•• 
CAM!IIIT(IN 1 NAM ~I) 
wHEME IN IS THt. STATIUN NUMBER AN[) NAMt\ I~ IH~ "'AMI:. u• THE. 
SUtiRUUTl NE TU ot EXI:.CUTt[) wHI:.N THt INTtN~U~T OCCURS, 
()!:.SCRIPT !UN• • 
THIS SOFT~ANt ~ACKAGt IMPLtMlNTS THE CMC~SL SENII:.S u• ~IAIIIU• 
AN D fORTRAN CALLS U~SCNl~EU 1111 CAMAC tlULLlli~ NUb, 19lJ 1 
IT ALS O INC~UDI:.S T~E BIT MAN!PULATIU~ ~U~CllUIIIS tXLLUSlVt 
U~, lNCLUSlVt UR 1 AN(), ~UT, & 5HI~T 1 T~l ~A~~~Gt 5U~Pu~ J S 
UP TO 8 CRATI:.S INTtR~ACtD TH~ OUGH MDUtL J911A UNl~US *) 
CRATE CONTRULLtRS, UP TU 7 CkAT~S Pt~ J991 ijkA~CH UR1VtR AIIIO 
UP TO 61 CRATES PEk J992 St~lAL ~~ANLM UkiV~~. THt NUM~tR 
Of PARALL~L ANU SENIAL ~~ANCMI:.S SHUULU ~t LlSS THAlli ij 1 
•) U~IBUS IS A T~AU~ MA~K UF Dl~lTAL ~YU!PME~T CUR~, 
U~SCRIPTIUN• • 
A StT UF 1/U MACRU SUBkUUTlNtS CA~ ijt ~ALL~U ~y ANY UStR 
PNOGRAM CUNCURME~TLY kU,.NI~~ UN THt ~UMPUTtR, PkUVIDtD THtY 
UP~RATt UNOER A REAL•T!Mt SUPEMV!SUR P~u~RAM 1 TMt RUUTIN~S 
CUMPRISt. THE FUNCTlU"'S ~~AU, ~~ITE, ANU tXtCUTlUN ur C0111TRUL 
CU~MANDS 1 ~LUCK T~ANSFE.RS ARE PtHrUkMEU U~ CUNSTANl UR -
VARlA8Lt CAHAC AUDk~SS, ANU 1111 INCRtMENT MUOt UR MANUUM~L1Sf 
MUD~, TH~ CUURUINATIUN UF UStR P~UGRAMS AN() CAMAC PRUV1D~U 
BY THE SUPERVlSUk, rACILITATtS G~I:.ATLY THE LAM HANOL1N~ 1 
THE SYST~M ALL~"S UP TU 8 ijRANCHtS, tACH WITH I CRAT~S~ 
SYSTEM SUFTwARt l"'VlRU~MtNTS ~AClLlTATt lNCU~PURAT1UN UF 
THt SUBROUTINE CALLS AS STATtM~NIS EMBI:.UUEU 1PII rV~lRAN 
PRUGRAMS 1 
DlSCNIPT 10"'• • 
THE. SU!lRUUTlNtS IN ASSE.MijLtk Akt HANULtU I::IY !HI:. I::IASI~•U,.•J~O 
CUMP!L~R (1 N if~P~tltN?) 1 
TMl STAltME ~ T • • . 
CALL (CM, PA~AM~TE~ LIST) 
CAUSES PRUGHAM TU JUHP TU SUbRUUTlNI:. CALLEU 1 
THE. FOLLUwi ~G CAMAC UPtNATlUIIIS CAN l::lt tXlCUTtU 
• Sl"'GLE UPtNAliu"' (ktA() 1 ~fliT~, CU NTRUL ) 
• lNT~NRUPT ~EbiST~ATIU"' A"'() JUMP TU LAM ~ANULliiiG ~UUT1Nc 
• ~AlliN~ FUN LAM 
IPANAM~T[~ ~lSTI I~ A STNliiiG UF CHA~AC!E~S S~lCl~YlN~ lHt 
UPEMAT!ON TU Bt tXtCUTI:.D, 
~XAMPL~ • " 
CALL(CM,IIIAF olloO,O,Xl) 
~ ~MfRf II,O,O, : ~TATIU~,SUbA()()MI:.SS,FU NLT1UN, X! VA~!A~Ll 
DtSCRIPTIUN• • 
TMI:. CAMAC DRlVt~/LAM MANDL~~ IS A ~LUbALLY L&N~tu SUb~UUI!Nt 
FUR ~X~CUTI~b SI ~ bLl CAMAC U~tNATIONS, CUNTNULLlN~ ALCtSS TU 
MARDwARl DATA lHAN,.ELS VIA ~UfUtS 1 ANU GlVlNb LUIIIT~UL IU TH~ 
PRUPtR USl~ ~OUTINt wH~N A LAM UCCU~S, lT MAY ~t LALLtD oY 
ASSI:.MBL~R C UD~U USt~ PRU~RAMS, THUMA~I SlANUANU SUoNUUllN~ 
CMCBSC (HlPIICt ALL UTHtM uF HIS ~UUTlNI:. ~ ~HlC~ CALL CMCoSC) 
·S~t ,5J AH UV t • ANU 1/U HA~DLI:.~S FOM CAMAL llllll:.~fACt[) 
P~RIPH~RALS, ~1THtN FRUM MA!,.STN~AM UN LAM HAkU~AMt ~RlU~lTY, 
CAMAC lPIIT~RFACtD OtVICI:.S fUM ~HILH HANULtRS CUMM~NTLY tX!SI 
INCLUDE A L1PIIt PNI~Tck, CAND NtAUlR, lNC~tM~NTAL PLUITt~, ANU 
A T~KTNUIII!X 4010 TlkM!NAL 1 •oN UI:.VILl. HANULtk5 1 (AMAC 1~ 
TNAP11SPAktP..T 1 
IT IS ~ELAT!VtLY E.ASY TU ADAPT A HANULtN ~uM AN 1/U ~U~ Utv!C~ 
TU CAMAC SIMPLY oY Su~STITUTliiiG SU~MUUI!Nt ~ALLS TU IMt UN1V~~ 
FU~ I/U UP~NATlU~S AP..D UbSc~VING A Fe• ~U~•MtSTN1CI!~l CUPIIVtN" 
TIU~S, THIS T•U•LtV~L APPNUACH CAN ACLUMUUAit CAMiC LAN~UAGI:.S 
lf ACTIO N STATtMtN TS Awl:. CUH~ILED I NTO SUokU0T!Nt LA~~~. 
R!:.AOE.R SE.I<VlCt:. 
CLASS CllOt • 










CLASS COOt • 
TlTL!:.P • " • 
COMPUTER • 
OIHAlNABL!:. fROM 
SOfTwARE TYPE • 
INT!:.RFACE{S) • 
R!:.AOER SERVICt:. 
CLASS CODE. • 









MIN SYSTEM . CONFlG 
SOFTWARE TYPE • 
LANGUAGE • 
CAMAC FEATURES• 
ENVIRONMENT FOR • 
CAMAC FACl~ITlES 
READER SERVICE 
CLASS CODE. • 
TITI.E• • • • 
AUHiOR{S)• • 






MlN SYSTEM CONI'lG 




READER S!:.R VICE 
CLASS COO!:. • 




OPf!UT lVt OATE.• 
COMPUTER • 
INTERFAC!:.(S) • 
MIN SYSTE.M CONF!G 
SOFTWARE TYPE • 
LANGUAGE. • 
READER SERVICE 
CLASS CUD!:. • 
TITLE.• " • • 
AUTHUII(S)• • 
OBTAINABLE. filUM~ 
OPERATIVE. DATE • 
rUMPUTER • " 
MIN MtMORY SPACE. 
INT!:.RfACt{S) • 
HlN SYSTE.M CONflG 
LANGUAGE. 
CAMAC SOFTWARE PRODUCTS GUIDE 
. 54 Support Software I (translators) 
lllF NO ld 1 !l02b 
,!14 
S/UNIP AN UNIV!:.NSAL MACRO P~UC!:.SSUR 
SOFTwAR!:.•PARTNliiS 
SOFT~AR!:.•PARTN!:.RS 
SAME, (S!:.E INDEX UF HANUFACIURtkS) 
Af'RIL 1974 
MACRO PRQCtSSUII 
wRITTEN IN HIGH LtVlL LAN~UAG!:. 
CAN RUN UN lRM, UNIVAC, COC,lCL, 
SIEMENS, ETC I 
!NCORPUMATED lN•LlNt:. FUR ~ULL•SlT 
IML wiTH MACRO PRUClSSUR UlMfCTlVtS 
REF Ntl 14,5027 
,541 
A MACRO ASS~M~L~R FUR TYPl M~O•ll 
MICRUPRUGRAHM!:.D ~~ANCH ORlVtll 
PDP•ll 
~I RA SYSTEHS (SEt lNOt~ OF M~MS) 
MACRO ASStMBt.EM (TRANSLATOR) 
MBD•Il (~I RA SYSTtMS) 
RlF NO 14 1 !:>026 
,54l(MACR011) 
MACROS FOR 15JJA 
MR 1 HEER 
MACRO 15JJA 
MR 1 HtEM 
MN, HEER, l~L, KFA, JUELICH 
DEC TAPE 
FEBRUARY 1973 
POP•!I 1 MIN 8K 16 BIT ~OROS 
TYPE l!lJJA (BOII!:.R) 
DOS V004, 008 1 009 
MACRO•SfT 
MACRO 11 
ARE INCURPURATED lN•LlN!:. 
CAMAC SOFTWARE lS ASS~MBLlR 
SINGLE ACTION STATEMENTS, 
SYMBOLIC DEVICE NA~tS 
REF NO 14 1 5029 
1 541 (I MI.) 
MACRO•IML IMPLEMENTATIUNS FUN Ute 
POP•!! COMPUTlRS 
M KUBITZ, R KlNO, HHl•BtRLIN 
CAMAC BULLETIN NO 12, APRIL 197!:> 




PDP•ll, 16K, 24K 1 44K, OR 5C?K 
CA•l!A {DfC), !!:>JJA (BOREN) 
OUS V08/09o RSX•IIU, RSX•IIH 
MACRO SET UF IMI. (IHPL!:.HtNTtO) 
PDP•11 ASSEMBLY 
INCORPORATED BY MAC~US 
FULL SET OF lHL•MACNOS 
INCLUDING DEMAND HANDLING 
R!:.F NO 14 1 !1030 
,54J(CATY) 
A CAMAC TESTING AID fO~ USt ON POf'•ll 
I' R GOLDING, APPLIE.D CUMPUTtR SYST, 
CA TJ 1 
APPLIED COMPUTEII SYST!:.MS LTD, 
WfNl[L ELf.KTRUN!K, NUCL !:.NTERPRIStS, 
(SEf lND!:.X OF MANUFACTURERS) 
1913 
PDP•ll 1 4K OR 8K MfMU~Y IIEYUlM!:.U 
DEPlNDING UN VERSION 
C•CSC•ll (wENlll.), ~030 {N 1 l 1 ) 
CONTROL VISTA, lltAOER, PUNCH 
SYSTEM (EXECUTivE, tUMPILtM ETC) 
CATV (~ASED UN ~ASIC) 
Rt.F NO 14,5031 
1 54J(CATY) 
A CAMAC TfSTING A10 • CATV • FUN f'DP•!I 
F R GOLDING, R ~ CIIANFifLD 
Glt ELLIOTT (S!:.~ lNUtX 0' MANUFACTUMlAS) 
1974 . 
PDP•tl 1 MIN 4K IIEQU!RED 
PTl•llC/0 1 IVG•ll (6E.C lLLlUTT) 
CONTROL TTY OR VISTA, MtAOt.~, PUNCH 
CATV {BASED ON BASIC) 
LJI'.SCAJPTlUN• • 
5/UN!P lS A ~AN(;UA(;!:. jNUtPtNLJtNT MA(kU P~UCl~SU~ AND 
IHEM~FON~ A fUUL ~UR MACAU EXPAN~IUN U~ tVtAY tXlSllNG Qk 
UN FUTUII!:. f'kUGNAMM!N(; LANGUA6l 1 THU~ ~/UN!P MAINTAINS AND 
P~UCESS!:.S MACRUS I"' Hl6H ltVtL LAN(;UAGtS (~U~TWAN 1 BAS!C, 
ALGUL, f'tAR~, tTC 1 ) AS ~lLL AS ASStM~~y LANGUA6lS 1 ~/UNlP 
UPtAATE.S AS A PNt:.•PMUCtSSUM ~t.N!:.MATlNG SUUACt CUOl 
STATtMt.NTS FUR SubSE~UlNT tUMP!LATlUN, PUS~l~LY UN ANUIHtR 
CUMPUTE.R 1 
DlSCA I PTION• • 
THE MACRU ASSEMbLE.M HAS bltN DlVlLUPlO TU ~AClLlTAT!:. THE 
~NIT!NG U~ f'NQ(;RAMS ~UII TH~ M~U•ll MjCNUPRuCtSSUN•iNTE.~~ACt:., 
THE ASS!:.M~L!:.W ltlAN~LATtS P~UGIIAMS wM!TltN 1N MAC~U COOt lNTU 
lNSTAUCTIUNS AtClPTAbLt ~y THE. M~D•ll, · UP lu 4K INST~UCI• . 
IONS CAN bE STUAE.U IN TH!:. MbO•ll, A ~UNCI!UN U~ M!:.MOkY Sill 
~HlCH GU ~MUM c5b TU 4K ~o~OS lN INCk!:.MtNTS U~ 2!:>6 ANO 1~ 1 
INSTRUCTIONS AWE MiCWUwSTIIUCTUM[U ~UAMlN(; A PUw!:.~~UL StT 1 
OlSCRIPTlON• • 
THIS IS A SlMP~E MAC~U Sf.T (NO OlCLAMAIIUNS) ~UR S!N(;Lt 
ACTION STAT[MfNTS, tXE.CUTION SPf!:.D lS . HlGHl~ (APPAUX lo 
MICAOS~CS PE~ lNSTAUCTIUN, O!:.PEN01NG UN TYPE U~ lNSTAUCT!UN 
UN TYPt UF PUf'•l1) 1 NUT INTtRNUPTAbLE MAC~US lP~l0MJTY:/) 
DE SCM IPTION• ,. 
IML IS IMPL!:.M!:.NTtO UN POP•ll IN ACCUAUANLE ~ITH THt MALRU 
SYNTAX AS Ot~INEO IN TH!:. OUCUM!:.Nl !:.~UNt/lHL/Oi (Stt CLASS 
1 !101 ABUV!:.), VEAS!UNS ARE AVAli.AdLl ~UR lNTtR~ACE• 
CONTROLLERS ANU Ott UPtAATlNG SYSTtMS AS MtNTIUNtD IN THt 
LEFT COLUMN, - . 
IMPL!:.Mt.NTATlUN CUVtAS THt ~ULL StT UF IML HACRUS AND OtMANO 
HANOLlNG EXC!:.PI bLUCK TRANSfER ON SP~ClAL LAH, X•t.IIRUR. 
CONTROL STATtMtNTS, AND SUI!SCR1PT MUU~ 1 TMANS~[R MWD!:.S NOT 
IMPL!:.HENTlO BY HAMUWAR!:. ARE S1MULATEU ~y SUFTW~R~, -
l/U TRANSFE~ INSTRUCTIUNS ARt tM~tOO~O lN THt MACRUS AND A~!:. 
~lRFURM!:.O Ol~ECTLY lN ACTlUN ~y lHt MAtRus; 
ADDRESS CA~CULATION AT ASSfM~LY TIME GlVt.S U~TIM1Zt0 
ADD~tSS CALCULATlWN AT ASSEM~LY IIMl G1VtS U~T1MUM RUN TIME 
CUDt, HOST LANGUAGES CAN ~!:. POP~Il MACAU ASS!:.Mbt.!:.R UR 
FORTRAN (VIA SU~~UUT!Nl CALL), - . -
MEHURY RE.YUI~EMENTS VANY WlTH Uf'tRATlN~ SYSTtM AND I~ ~ULL 
S!:.T IS Ntt.OtD, ' UA A SU~•SEI IS Al:CtPTAt!L£. 1 lbK lS Rt.YUI~!:.D 
fUN A SUB•StT ~ITH OU~V08/09 Ull ~SX•Il~ ~NO ~2~ fUW ~ULL S!:.T 
AND RSX•I!D, 
DL::SCRIPT!ON• • 
USERS T!:.ST PkO~RA~S ARt TY~!:.U IN ANU TH!:.MEAFT!:.A COM~1Lt0 AND 
RUN, IT IS PUSSI~~!:. TU lDIT THE P~U~RAM AND RtRUN IT WlTH• 
UUT HAVING TU ~tTYP!:. THt O~I~lNAL P~UGMAM 1 (;AMAC CUMMANUS 
ARt EMt!EODEO IN PRUbkAM AS STAT~MENT LINtS, 
CAT!! HAS 1Nf!:.ARU~l AS SYSTtM FEATURt, THt UStM MAY TY~t HIS 
OWN INTt.RRU~T AUUTiNE., . . -
THE CATll tXtCUTlV~ PRUGkAM tHAN6t.S SLIGHTLY WITH lNTEMfACt 
US!:.D, t!UT ALL NUUTlN!:.S ANt. 1Ut.NTlCAL 1 • 
VlRSIONS OF THIS SYSf!:.M IS ALSU AVAILAI:!~~ ~NUM G!:.C EL~IUIT 
(St.E FOLLOwiNG !:.NT~ItS) 
DESCR!f'TlON• • 
St.t PR!:.ClEOlNG !:.NTAY 
XLI 
READER H~V!CI:. 
CLASS CUDt • 
TITLt.• • " • 
.t.UTHUR(S)oo • 
n~TA!NA~Lt FROM• 
UPt.RAT!VE DATI:. • 
(:UMPUTfR • • 
INTfRFA(E.{S) • 
MIN SYSTI:.M CON~!G 
LANGlJAGI:. • • 
Rf.ADI:.R S~RVICt. 
CLASS CUD!:. • 
TITLEoo •· • • 
UBTAINABLI:. FRUM• 
CllMPUTt.R • • 
INTt.RFACUS) • 
LANGUAGE • • 
READER SE.RVIC~ 
CLASS CUDt. • 
TI TLE• • • • 
AUTHOR($)• • 








MIN SYSTEM CllNfiG 
SOF TloiAR~ HPt. • 
LAIIIGUAGF. • 
lNCURP TEC1'1NIQuE 
fNVIRONMENT FUR • 
CAMAC ~AClLITIES 
READER SERVIC~ 
CLASS COOt. • 
TITLE• • • • 
AUTHOR(S)• • 







MIN MfMORY SPACE 
SOfTWARE TYPt. • 
LANGUAGES• 
I NCURP TECH"< I QUI:. 
HOST LANGUAGE • 
FACILITIE:.S • 
Rf.AO!:.R SERVICE 
CLASS COOl:. • 
TITLE• • • " 
AUTMOR(S)oo • 




SOFT"ARI:. TYPE • 
INCURP TtCHIIIIIWl 
ENVIRONMENT FUR • 
LANGUAGE ,. · 
READER SERVICI:. 
CLASS CODE • 
TITLI:.• • • • 
AUTI'1UR(S)• • 






M!lll SYSTEM CON FIG 
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Rl:.~ Nl' I4,~0J2 
1 ~4J(CATV) 
A CAMA( TFST!N~ AlO • CATY • FUk NOVA 
F R GOLDING, R f CRAIIIF!fL U 
GEC ELLIOTT 
MAk(,;H !975 
NOVA StH!lS ( UATA GlNI:.kAL), M!N 4~ 
NOVA fXfC UT!Vl SUlTt (GFC lLLIOTTl 
CONTROL TTY U~ VDU, RfAD[H, PUNCH 
(ATY (BAStD UN ~ASIL) 
~t.f IIIU I4 1 503J 
,54J(OTY) 
A CAMAC T~STING AID • CATY • FUH THE 
GI:.C lLLlUTT 
2050 AIIID 4080 (G!:.C) 
tXtCUTI•E SUI TE FU~ 2050/4080 (GlCl 
CATY (BASI:.D UN BASIC) 
Rt.F NO !4 0 50J4 
.~4j 
A ~ASIC ~ACRO•II CUMP!LfR 
8 Bt.CKS 
CAMAC BULLETIN NU !O, JULY 1974 
MABA 
B tlt::cKS 
B BECKS, Z!:.L, KFA 1 JUtLICH 
DEC TAPE 
JANUARY !974 
POP•!!, !f>K lb ~IT IOURDS UF ' Mt.HURY 
TYPE 15J.5A (BORI:.R) 




CA~AC SUFTWAR~ IS ~ACRU ASSt.HBLt.R 
SliiiGLI:. ACTION STATI:.H~"<TS 
REF NO 14,5035 
,543 
PRECOMPILER FUR !H~ SUBSET 
w, KIIIUS 
(AMAC BULLETIN NO 10 1 JUNE !974 1 AIIID ~FK 
REf'ORT KFK2121, GFK 1 197!5 (IN Pi<!:.SS) 
Mt.TA-IIIX 
w, KNI:.IS, !AI< II/CYCLOTRUN,~FI< 1 
0 7500 KARLSRUHE, PUSTFACH Jb40 
TAPE 1 CARDS 
JULY !974 
IBM/.570 (TRANSL 1 ) 1 CDC JIOO (t.Xt.CUTillN) 
!N•HOUSl TYPE 
J6K BYTES (MAX 86K ~YT~S) 
PRECOMPILER (METACUMPILER SYSTEM) 
!ML (USI:.R) 1 F U ~TRAIII IV (SYSTEM), 
HETA•II (FOR COMP!LlR/wRITING) 
IIII•L!Nf 
COMPASS ASSEMBLER (CDC 3100) 
SINGLE ACTIONS, MULTIPLE ACTION(MA) 
~LUCKTRANS~~R(UBL) 1 AN[) LAM•, 
CRATE•, AND SYSTI:.M•~TATEMENTS 
RH Nll 14,5036 
,544(BAS!Cl 
A PDP•ll BASIC t.XT!:.NSION FOH CAMAC 
PRllGI'IAMM!NG 
I BALS 1 E DE AGUSTINU 1 CNt.N, ROM!:. 
CAMAC BULLETIN "<0 7, JULY 197J 
197.3 
PDP•! I 
EXECUTIVE SUITE (bEC I:.LLIUTT) 
lNTI:.RPRt. T[ll 
SUBROUTINES !Ill ASSEMBLY CUD!:. 
CAMAC SUFTWARI:. IS BASIC 
BASIC (I:.XTlNDED) 
REF 1110 I4,50J7 
,544(6ASICl 
A CAMAC ~XTI:.NDED BASIC LANGUAGE 
J H SERVE:NT (SC1'1LUM8ERGER) 
PRUC CAMA( SVMP US 1 LUXMBG, UI:.C !97J 
CASIC 
SCHLUMBI:.RGER (SI:.~ INDEX 0~ MFRS) 
!97J 
PDP•Il 1 HiK WURDS 1'11:.MO~Y 
ICP1! 0~ JCC!1 CSCHLUMI:lt.~Gt~) 
TTY 
INTt~PRlTIVE LANGUAGE, t.XltNDED 
\Oj!TH fiACRil•IIIISTRUCT lUN ~EIIIt -~ATUH 
BASIC (EXTENDED) 
IN•L!NI:. CAMAC STATEMENTS 
SYHBOLIC DEV!C!:. 11/AMI:.S, !NTEKRUPT 
~ANULIIII~, Rl•EIIITRANT 1 
DlSCH!Pil(JN • • 
(Sl~ CLASS ,~OI(LATY) ANU PKI:.CI:.I:.UING ~NT~ItS CLASS ,~4J) 
D!:.St.RIPTION• • 
(St!:. CLASS ,~OI(CATY) AND ~R!:.CEtDING [NTKI!:.S CLASS ,~4~) 
O!:.SCRIPTIUN• " 
THIS COMP!Ltl< TRANSLAT!:.S TtST!:.D (INT~R~RtTlVt) BASIC 
PROGRAMS INTU MACRU•11 SUURC~ CODE, RUN TlMl IS lHPNUvEU ~y 
A FACTOR 0~ 1~ TU 20 1 !:.ASlLY ADAPTA~Lt. IU UIHI:.R CUNlkULLt.RS (MACROS), . 
OUTPUT CUDt. LIN~!:.D wlTH ~LUATING PUINT PAC~AG!:. CAN RUN UN 
STAND~ALUNt MINl•CUMPUTtHS 1 
DESCRIPTION• • 
M!:.TA•II/X 15 A SYSTEM ~Uk wRITING CUHPl~tHS, THE lM~Lt• 
MENTEO VERS!UN U~ fHt lHL PHt.CUM~lLEK IS . A - CWU$SeCUM~l~EH 
VERSION, I,E, TRANSLATION IS OUNl Ulll AN 1~M/J70, EXI:.tUllUN 
ON A CDC 3100 tUMPUTI:.H, THE OtlJt.CT ~ODE FUH Pi<ECUMP!LIN~ IS 
Tt-11:. MNEHUNIL CUMPASS ASStM~LlH (CDC), JHtRI:.FURt AN AD01T1U• 
NAL ASS!:.MBLER STI:.P IS lNVOLVI:.D, ~lTt-1 MEIA•ll/X A ~RtCUM• 
P'lLER CAN Bt wWITTI:.N AND TtSHO lN A Ftw 0AYS 1 THI: 1ML SU~• 
SET CUNTA!IIIS THE . DtCLAI<ATION• (LUCL, LUCU) . AND ACTlUN•~TATE• 
MtNIS (SA, SJU, SJNQ, MA, UBL, ALL LAM HANDLlNb•, SYSTfH• 
AND CRATt•CUNT~ULLI<H• STATENI:.NTS) 1 
SET CONTAINS TH!:. Dt.CLAkATlUN SfATtMENTS LUCL AND LUCU, lHE 
SUBSET ALSU CONTAIN ACTIUN STATEMENTS SULH . AS SA, SJW, SJNQ, 
MA 1 UBL, ALL LAM•HANDLl"'G STATE~ENTS~ SvSTtM . SlAT~ME,..TS, . AND C~All CbNTRULLtR STATtM!:.NTS, . 
D!:.SCRIPTIUN• • 
THE SUBROUTINES ~HlCI-1 I:.XT!:.ND THI:. ~ASIC lNitR~RtTER TU LAMAC 
ARt. CALLt.D ~y AN tXTt~NAL ~UNCTIUN SJATtMENT, ~HI:.Rt. ADURtSS, 
FUNCTION, t.TC 1 ARE TRANSMITTED AS AR~UM!:.NTS, TI'1E STATEMENT 
HAS THt ~ULLUwlNG GtNtRAL FORM• i . . 
U.T U o: Uf (AI,A2 0 otn 1 A10) 
THt. FIRST AI<~UH~NT St.LtCTS TI'1E APPI<U~I<lATE SUBHUUTINt, 
DATA~ESS, RtAD, ANU ~RITE . UPlRATIUNS w1T~ Dl~tCTjiNDIRtCI 
ADDHESSING ARE PUSSI~~t, ALSU SliiiGLI:. UW BLUCK THANSftt<S lN 
ADDRESS SCA N, RI:.PEAT UH STUP MUDtS CAN ~t PEHfURM!:.U, 
THt. EXTtNS!UN ~I:.ATURlS LAM HANULING, 
D!:.SC:R!PTIOIII• " 
STANDARD MASIC IS tXTENO!:.D wiTH A SET U~ CAMAC Ht.LAT~D 
STATEMtNTS, !:.XECUTlUN TIMt. ~Uk A !00 LINE PI<UGRAM . IS ABUUT 
10 SlCONDS, OtCLA~ATivl:. STATEMtNTS ALLU~ ~YMBULIC RtFtRtNC!:. 
U~ A MODULE, ADUHI:.SS ~AkAM!:.TI:.RS (AN B~ ~U~STANTS 
UR VAR!AbLlS, t~tN t.XPktSSIUNS, THUS PkllVIVlNG GHtAT 
FLEXIBILITY, SEVtNA~ CllNTHOL ~UNCTlUNS ARt ~N MACI<U•SIATI:.• 
~ENT FURH, SUCH AS • TST LAM MUDUL!:. tSAHE AS MUDUL~l~)j 1 
SU~E SYIIITAI C~ANGtS ~ACILITATI:.S lMPLtMl~lATlUN Uf THt St.MAN• 
TICS OF IML (StE ,50!(IML)) 1 TV~lCAL STiTlMtNTS Akl:. . - ., 
ASSI~N ADDRESS • • STATlUIII(MUDULI:.) • (8,C,N,A) 
E:.XECUTING STATEMtNJ • • 
SINGLE T~ANS~EN • • SA(F 1 MUDUL!:. 1 A) 
MULTIPLl TN4NSft~ • • MA(f,HUOULtrA) 
CUNTAOL fUNCTIUN • EXEL HOUU~E(~) 
LAM RtG UP t.~AT!UN• C~R LAM MUDUL~ (aMUUULt(IO)) 
LAM/!NTlRRU~T~ • • UN LAM(MODULI:.) Ull 100 
READER SE~VlCf. 
CI.ASS CUD~ • 
T I T~E • • • • 
AUTHUR(S)• • 





SOI'Ti'IARE TYPE • 
INCORP TECHN!!.IU[ 
ENVIRUNME.NT fUR • 
READER SERVICE 
CI.ASS CODE • 
TITLE.• • • • 
AUTMOR(S)• • 
VERSION• • • 
MAINTENANCE. BY. 





MIN SYSTEM CUN~IG . 




CI.ASS coot. • 








INTERFACE (S) • 
HIN SYSTEM CONFlG 





CLASS COOl • 




OPERATIVE DATE. • 
AVAII.ABI.E UN/AS• 
COMPUTER • • 




CI.ASS CODE • 
TITI.E• • • • 
AUTHOR(S)• • 
PUBL, REF, • 
NAME/ACRONYH • 
(lPt.RATIVE DATE.• 
C01"1PUTER • , 
SQfTioiARE TYPE • 
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RU NO l4,!iOJB 
,544(~0CAI.) 
FOCAl. OVERLAY FUR CAMAC DATA 
AND COMMAND HANDLIN~ 
F MAY, H HALLING, K PtTRE.CZtK 
CAMAC BULLETIN NO l1 JUNE. !971 
FOCADAT 
!970 
PDP•S 1 4K OR 8K 12 BIT WQ~O Mt.MURY 
IN•HOUSE. CC & INTERFACf 
INT~RPRETER (tXTENOtD) 
CAMAC EXTENSION U~ UVfRlAY, 
IN•LINE CODING Of CAMAC COMMANDS 
CAMAC SUFTWARf IS FUCAL 
REF NU . l4,50J9 
,!144(BASICl 
6•US~R BASIC UNOfR DOS wiTH 
INTERPRETER ~XTtNDEU fUR CAMAC 
PFEIFfE~, SPICK~AIII, CARLlBACH 
00 I 
0 P P~ElFFER 
0 P PFEIFFER, ZAM, ~FA, JUE.LICH 
DEC TAPE 
JANUARY !974 
POP•!!, 16K Of lb BIT "ORO M~MURY 
TYPE 1!13JA (BORER) 
DOS V06 OR V09, lbK 
DOS SYSTEM INTERFACE TO CAMAC 
BASIC 
t.XTt.NSION OF I~~<TE~P~ETER 
REF t-<0 14,5040 
,544 
ORACL (TH) 1 AN INTE~PRt.TIVt. RtAL• 
TIM~ MONITOR WITH . CAMAC SUP~URT 
L BYARS, R KEYS~R (URTE.C INC) 
ORACL (TM) 
ORTEC 
ORTEC (SEE lNOt.X UF MANUFACTURERS) 
PAPER TAPE AND DIS~ 
APRIL 1974 
PDP•!!, HIN 5K IL tllT MfMURY 
TYPf. DCO!I (EGI!.G) 
TTY & DCO!l 
lNTRt.PRETt.R, SYSTEM MUNlTUR 
POP•!! ASSEMBLER 
EMBEDDED CA~AC Ft.ATURE.S 
SINGLE UR HULTIPI.E lNSTRU~TlUNS, 
DEMAND HANDI.lNG IS INCLUDED, 
REF NO 14,5041 
,544 
GENfRAI. PURPOSE I/U INTERfACE SUFT~ARE 
F "URM, SEN ~l.tCTRUNl!.IUE 
SEN 
SEN (SEE INOEX Uf MANUfACTUNlRS) 
MAV !975 
DISK 
NOVA SERifS (DATA GENERAL) 
ANY (IRRESPECTIVE Of HA~E) 
INTERPRETER 
FULI.Y RDOS/SOS COMPATl~I.E 
OlSCRIPTlON• • 
THE. INTt.NPNEifN IS PNIMAWILY INTtNUlU ruw tASILY PNUuNAMMEU 
UN•I.lNt CAMAC SY5TtMS IN NUN•IJMt•~RITI~AI. CUNIWUI. AND DATA 
HANDLING APPI.ICAIIUNS ANU FU~ TESI NUUII~lS, 
THE.~l ANt 9 ~AMAC ST~TtMtNT !YPt.S COVE~ING GtNtNAI. CUNINULS 
(L 1 C, I) ANU CAMAC CU~MANUS "IT h /,.IIHUUI UATA TNANS~E~, 
THI::. Gt.NtRAI. fOWM Of. A (;AMA(.; STATtMtN! IS 
+A O,C,fii,A,f,~~,Hil (,L,.,I.lJ 
wHtNE St.Vt~AL PANAMlTtNS MAY Bl UMITI~U, 
DESCRIPTIO N• • 
JMl 8•US~R ~ASI~ CAN ~l ~UN UNUl~ 00~ 1 A Htl.~ ~II.t CUNIAINS 
ALL MODI~!CATIUNS U~ TH~ I TU HUSER BASIC, NU INl~HNuPl 
HANDLING, CUMMUN!LATlUN BtTwEEN THE. H U~EHS IS ~U:ISIB~t . BY 
ONE. COMMUNICATION wURD PE~ USE.~, t.X~ANOtO lMHUR MtSSA~l 
HANDLING, ~ILl HAN01.1N~ lXTt.NOED 1 JlMt CUMMANO ADDl0 1 
DESCRIPTION• • 
URACL INTE.R~Hl!S A~I!HMETIC STATtMENIS, ~RU~MAM CONTHUI. 
STATEMENTS, LUMMtN!S, l/U STATEME.NTS~ ANU HA~U~ANl CUNlkUL 
STATt.MtNTS AND lXl!,;UTES THt Ot.SlHlD ~UNCTIUN, 
ORACL (TM) IS A T~ADt. MARK ~t~lSTtREU ~y U~Ttl, IN(.;, 
. 55 Support Software II 
REF NO 14,5042 
,~5J(~OCALIPAL) 
A FOCAL INTt,RRUPT HANDLER FUR (;AMAC 
f HAY, ~ MARSCHIK, H HALLING 




lNTlRRUPT HANDLER (SYSTEM PMUG~AM) 
DtSCF<IPT IO N• • 
~UCAI.!NT IS A u~Nl~AL PUNPUSl SY~TtM PWU~kAM, ADAPIAblt r(JH 
SPt.CIAL USl, UP TU J CRATES ~ITH 24 INTtwwU~TS tAGH CAN . ~t 
St~VICED, UNE PR06NAM LINt IN fULAL IS ~t~t.WV~U ~U~ tACH 
INTtRRU~T 1 SHURT NUUTINtS CAN Bl I Y~tU lNTU THESt l.lNlS 
SERV1ClN6 THt ASSULlATtD l~~<Tt~wu~TS, ALltRNAIIVlLY A FUCAI. 
SUBR(JUTl"'t CAN ~t UStD, CUk~ENT , LIN~ IN THt · ~ALI\l.~lJUNU 
P~UGRAM ~ILL Bt F!NISHtU Bt~Ukl JUMPII\o~ IU INTtRNU~T kuullNl 




CL.ASS COOl:. • 




CL.ASS COOl • 





lNTI:.Rf 'ACI:.CS) • 
SOfTWARE TYPE • 
READER SEHVIC~ 
CL.ASS CODE • 






SOFTWARE TYPE • 
READER SERVICE 
CL.ASS CODE • 





SOFTWARE TYPE • 
READER SERVICE 
CL.ASS CODE • 





SOFTWARE TYPE • 
L.ANGUAGt. • 
READER SEHV!ICE 
CLASS CODE • 
TITL.E• • • 
OBTAINABL.I:. FROMe 
COMPUTER • • 
lNTE.RHCE.(S) • 
SOFTWARE TYPE• 
'liN SYSTEM CONFIG 
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. 57 Test Routines 
Rt.F 1\;(J 14 1 ~043 
.~1 
TI:.ST PROGRAMS FUR SYSTI:.MS 1 ~RANLH 
DRivER & MODULES 
BI RA SYSTI:.MS (51:.1:. INOtX U~ ><FRS) 
FOR BRANCH DRIVER M~D•I1 1 SYSTEM TI:.ST 
MODULI:. bt02 1 AND DATA MOOUL.I:.S 
RH NO 14 1 5044 
,573 
CAMAC TtST PROGRAM 
OR 1 B MERTENS, It<t>, I<FA 1 JUtLIC>< 
PAPER TAPE, ASCII CUDI:. 
1971 
POP•tl 1 16K 0~ I b Bl T WORDS MI:.MURY 
TYPI:. 2200 (BORI:.R) , 
TEST ROUTINfS, STANU•~LONI:. I'RO~kAMS 
REF NO 14,5045 
,573 
3911A TEST CAMAC 
L. A I<L.AlSNI:.R 
KINI:.TIC SYSTEMS (SEI:. lNDI:.X UF M~RS) 
197J 
PDP•tl 1 4K OF CURE MEMURY RtQUIRED 
TYPE J911A (KlNI:.TlC) 
TEST ROUTINE 
RE.F NO 14,504b 
,573 
TEST CAMAC 
KINETIC SYSTEMS (SEt l~OEX Of MfRS) 
1972 
TYP~ t<SOOII (KI~ETlC) 
POP•!I 1 4K OF CURE RtYUIRI:.D 
H.ST ROUTINE 
REF NO 14,5041 
.~7J 
POP•ll INTERFACt T~ST P~O~RAM 
~EC•EL.~IOTT (SEE INDEX OF M~HS) 
1974 
PI)P•ll 
POP•!! EXECUTIVE SUITE/GEt•t~LIUTT 
TEST ROUTINE 
PAL.•! ( ASSEMBLER 
REF NO 14,!1048 
,57J 
TEST PROGRAMS ~OR BRA~CH DRIVER AND 
SYSTEM ~[TH MOOUL.E 6102 AND TYPl A 
Bl RA SYSTEMS (SI:.t INOI:.X UF M~RS) 
PRIME COMPUTER 
12b0 (81 RA SYSTEMS) 
DIA~NOST[C PRO~RAMS 
BRANCH OR[VfR 12bO, bl02 CAMAC TtST 
MOOUL.E/DATAWAY DISPLAY 
DI:.SCRIPTIUN• • 
A SI:.T [)F 1111<1:.1:. lllAl>"USTlC I'RU~I<AMS H<l:. Sui'I'Lll:.i.i ~1 !>< THE 
M~D•tt HICkut>RuGkA~><tD bNA~C~"~ u~&vt~, TtSTS u~ Mt ~u ~<Y, ~ILt 
RI:.GlSTI:.~S, lNST~UCllUN SI:.T, UMA TRANS~I:.RS 1 . INTI:.Nt<UI'TS tTC 1 
A CUMPLETI:. SYSTI:.M TEST IS SUPPLll:.ll w&TH blU2 1 
A CAMAC TI:.Sl RUUTl~l:. IS SUI'P~li:.O ~U~ CAMAC MUOULI:. TI:.STINl> 
FROM THE TELI:.TYI't, NU ASStMbLY LA.,~UA~E ~~U~LI:.Ol>l t<I:.YUI~<ED, 
OI:.SCRIPTlON• .. 
STA~D ALUNI:. I'RU~kAM3 TI:.ST SUME FUNCTlUNS U~ lHI:. ~UHI:.M TYI'I:. 
2200 INTERFACE, THt tkATI:. CUNTkQLLEk A~O T~U IN•I'IUUSt - . 
MOOULFS (COl & C02) 1 
I:.RRUk MESSA~tS ARt UUTI'UT If THI:.t<l:. AKI:. HARU~ARI:. fAlLUHtS, 
DI:.St.:RIPTION• • 
A STAND AL.O"I:. PRU~KAM fUR I:.XI:.RClSIN~ A CAMAC SYSTI:.M fRUM A 
TI:.LETYPI:., lT SUI'PURTS Ul' TU 8 CHATI:.S wiTH . MUDlL J~I)A 
UNibUS *) CkATl tUNTRULL~RS, A fUNCTIUN MAY bt tXtCUTI:.D 
UNCI:. OR ~tPI:.TITlVELY 1 
*)UNIBUS IS A TRAUt HAk~ Uf UI~ITAL E~UIPMI:.~T CURI' 1 
DESCRIPTION• • 
A STANO AL.U"t I'RUGkAM fUR I:.XI:.Rt.:!SlNG A CAMAC SYSTI:.M ~ kU M A 
TI:.LI:.TYPI:. 1 IT SUI'PUNTS UNI:. ~kANCH URIVtR ~lTH UP Tu , 
CRATI:.S, A FUNCTIU" MAY BE I:.XECUTI:.D UNCE Ut< t<I:.I'ET1TlVlLY 1 
DI:.SCRIPT!ON• • 
THIS IS A STANU•ALUNI:. PRU~kAM USI:.U IN LHlC~IN& Tl11:. t.XI:.LU ilV I:. 
SUITt, A MODULAR PDP•ll • (;AMAC INTEkFACt 1 oiA~NUST!C 
ME~SAGI:.S ARt l~SUI:.U 1 
D~SC~IPT 10"• • 
A S~T OF DIA~NUSTit.: I'RU~RAMS ARE. SUPI'L!~O wiTH THI:. MUD~L. 
1260 PRIME CUM~UIE~< ~RANCH DR!Vtt<, 
A COMPLETE SY~ii:.M ltST IS SU~PLltD, ~Ul ~t~UlR~S M~OtL . b102 
TtST MUDUL.t 1 . 
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WAS 1ST CAMAC? 
CAMAC ist ein international verbreitetes Instrumentierungssystem zum Anschluss von Prozessperipheriegeraten an digitale 
Prozessoren und Rechner fi.ir automatische Mess- und Steuereinrichtungen. 
Die System-Spezifikationen umfassen: 
ein digitales Interface, in dem Daten i.iber einen standardisierten Datenweg i.ibertragen werden; 
- ein modulares Geratekonzept zur Anpassung von Peripheriegeraten und Rechnern an den Datenweg. 
Mit den modularen, in Uberrahmen zusammengefassten Einheiten konnen viele PeriJ:?heriegerate im Multiplexverfahren i.ib~r 
den Datenweg betrieben werden. Weitert:. Spezifikationen bestehen filr parallele und senelle Dateni.ibertragungswege zur Reah-
sierung grosserer Systeme mit mehreren Uberrahmen. . . . . 
. CAMAC gewahrleistet, dass Gerate verschiedener Hersteller .~ustauschbar oder kompat1bel sm~ und gememsam m unter-
schiedlichen System en verwendet werden ~onnen. So sind auch Anderungen. der Sys~_emkonfig~ratJon aufgr.und ne.~er Anfor-
derungen Ieicht moglich. Fi.ir unterschiedhche Anwendungen stehen kompat1ble Gerate von Flrmen aus v1elen Landern zur 
Verfi.igung. . 
CAMAC ist das Ergebnis einer multinationalen Zusammenarbeit von System-Ingenieuren, aus dem Geb1et der Prozess-
datenverarbeitung und ist ein firmenunabhangiger internationaler Standard, der von jedermann lizenzfrei benutzt werden kann. 
MEASUREMENT 
DIALOGUE 
WHAT IS CAMAC? 
CAMAC is an internationally used scheme for connecting digital processors and computers to on-line peripherals in systems 
for Computer Automated Measurement And Control. 
There are rules for: 
a digital interface for transferring data on a common highway; 
a modular equipment format for adaptors to match peripherals and computers to the highway. 
A compact assembly of these modular units can be used to multiplex many peripherals. Additional parallel and serial high-
ways are defined for larger systems consisting of several of these assemblies. 
CAMAC ensures that items of hardware from various suppliers are compatible and can be used together in any system, and 
also their subsequent reconfiguration to meet changing needs. Compatible products are available from firms in many countries 
and for uses in different application areas. 
CAMAC is the result of multinational cooperation between data-processing system engineers. It is a non-proprietary inter-
national standard that can be freely used by any organisation. 
QU'EST-CE QUE CAMAC? 
CAMAC est un concept utilise sur une base internationale pour relier des processeurs digitaux et des ordinateurs a des 
peripheriques en ligne, dans des systemes de « Controle - Commande Ainsi que Mesure Automatises par Calculateur ». 
Des regles definissent : 
une interface numerique transferant des donnees sur une interconnexion generale; 
un format d'equipement modulaire pour !'adaptation des peripheriques et des ordinateurs a cette interconnexion. 
Un ensemble compact de ces unites modulaires peut etre utilise pour multiplexer de nombreux peripheriques. Des inter-
connexions complementaires, parallele aussi bien que serie, sont egalement definies pour des systemes plus importants composes 
de plusieurs de ces ensembles. 
CAMAC assure Ia compatibilite des elements materiels fournis par differents producteurs ainsi que leur utilisation conjointe 
dans tout systeme; il facilite Ia constitution et Ia programmation des systemes de meme que leur reconfiguration consecutive a des 
changements d ' utilisation. Dans de nombreux pays, differentes firmes proposent des produits CAM A C. 
CAMAC resulte d'une cooperation multinationale entre ingenieurs specialistes des systemes de traitement de donnees. 
C'est une norme internationale non brevetee pouvant etre utilisee librement par tout organisme. 
